Document
DS92LV3221/DS92LV3222 20-50 MHz 32-Bit Channel Link II Serializer/Deserializer
October 21, 2009
DS92LV3221/DS92LV3222 20-50 MHz 32-Bit Channel Link II Serializer/Deserializer
General Description
The DS92LV3221 (SER) serializes a 32-bit data bus into 2 embedded clock LVDS serial channels for a data payload rate up to 1.6 Gbps over cables such as CATx, or backplanes FR-4 traces. The companion DS92LV3222 (DES) deserializes the 2 LVDS serial data channels, de-skews channel-to-channel delay variations and converts the LVDS data stream back into a 32-bit LVCMOS parallel data bus. On-chip data Randomization/Scrambling and DC balance encoding and selectable serializer Pre-emphasis ensure a robust, low-EMI transmission over longer, lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing an easy “plug-and-lock” operation. By embedding the clock in the data payload and including signal conditioning functions, the Channel-Link II SerDes devices reduce trace count, eliminate skew issues, simplify design effort and lower cable/connector cost for a wide variety of video, control and imaging applications. A built-in ATSPEED BIST feature validates link integrity and may be used for system diagnostics.
Features
■ Wide Operating Range Embedded Clock SER/DES
— Up to 32-bit parallel LVCMOS data — 20 to 50 MHz parallel clock — Up to 1.6 Gbps application data paylod Simplified Clocking Architecture — No separate serial clock line — No reference clock required — Receiver locks to random data On-chip Signal Conditioning for Robust Serial Connectivity — Transmit Pre-Emphasis — Data randomization — DC-balance encoding — Receive channel deskew — Supports up to 10m CAT-5 at 1.6Gbps Integrated LVDS Terminations Built-in AT-SPEED BIST for end-to-end system testing AC-coupled interconnect for isolation and fault protection > 4KV HBM ESD protection Space-saving 64-pin TQFP package Full industrial temperature range : -40° to +85°C
■
■
■ ■ ■ ■ ■ ■
Applications
■ Industrial imaging (Machine-vision) and control ■ Security & Surveillance cameras and infrastructure ■ Medical imaging
www.DataSheet4U.com
Block Diagram
30105727
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2009 National Semiconductor Corporation
301057
www.national.com
DS92LV3221/DS92LV3222
DS92LV3221 Pin Diagram
www.DataSheet4U.com
30105730
FIGURE 1. DS92LV3221 Pin Diagram— Top View
www.national.com
2
DS92LV3221/DS92LV3222
DS92LV3221 Serializer Pin Descriptions
Pin # 10–8, 5–1, 64–57, 52–51, 48–44. 41–33 11 12 Pin Name TxIN[31:29], TxIN[28:24], TxIN[23:16], TxIN[15:14], TxIN[13:9], TxIN[8:0] TxCLKIN PDB I/O, Type I, LVCMOS Description Serializer Parallel Interface Data Input Pins. LVCMOS PARALLEL INTERFACE PINS
I, LVCMOS I, LVCMOS
Serializer Parallel Interface Clock Input Pin. Strobe edge set by R_FB configuration pin. Serializer Power Down Bar (ACTIVE LOW) PDB = L; Device Disabled, Differential serial outputs are put into TRI-STATE® stand-by mode, PLL is shutdown PDB = H; Device Enabled PRE-emphasis level select pin PRE = (RPRE > 12kΩ); Imax = [(1.2/R) x 20 x 2], Rmin = 12kΩ. PRE = H or floating; pre-emphasis is disabled. Rising/Falling Bar Clock Edge Select R_FB = H; Rising Edge, R_FB = L; Falling Edge VOD (Differential Output Voltage) Llevel Select VSEL = L; Low Swing, VSEL = H; High Swing BIST Enable BISTEN = L; BIST OFF, (default), normal operating mode. BISTEN = H; BIST Enabled (ACTIVE HIGH) Reserved — MUST BE TIED LOW Do Not Connect, leave pins floating
CONTROL AND CONFIGURATION PINS
19
PRE
I, LVCMOS
14
R_FB
I, LVCMOS
20
VSEL
I, LVCMOS
13
BISTEN
I, LVCMOS
15, 16 21, 22, 23, 24 28, 30 27, 29
RSVD NC
I, LVCMOS
LVDS SERIAL INTERFACE PINS TxOUT[1:0]+ O, LVDS TxOUT[1:0]O, LVDS Serializer LVDS Non-Inverted Outputs(+) Serializer LVDS Inverted Outputs(-) Digital Voltage supply, 3.3V Digital ground Analog Voltage supply, PLL POWER, 3.3V Analog ground, PLL GROUND Analog Voltage supply Analog ground Digital IO Voltage supply Connect to 1.8V typ for 1.8V LVCMOS interface Connect to 3.3V typ for 3.3V LVCMOS interface Digital IO ground
POWER / GROUND PINS www.DataSheet4U.com 7, 18, VDD VDD 32, 42 6, 17, 31, 43 53, 56 54, 55 26 25 49 50 VSS VDDPLL VSSPLL VDDA VSSA IOVDD IOVSS GND VDD GND VDD GND VDD GND
3
www.national.com
DS92LV3221/DS92LV3222
DS92LV3222 Pin Diagram
www.DataSheet4U.com
30105731
FIGURE 2. DS92LV3222 Pin Diagram — Top View
www.national.com
4
DS92LV3221/DS92LV3222
DS92LV3222 Deserializer Pin Descriptions
Pin # 5–7, 10–14, 19–25, 28–32, 33–39, 42–46 4 3 Pin Name RxOUT[31:29], RxOUT[28:24], RxOUT[23:17], RxOUT[16:12], RxOUT[11:5], RxOUT[4:0] RxCLKOUT LOCK I/O, Type O, LVCMOS Description Deserializer Parallel Interface Data Output Pins. LVCMOS PARALLEL INTERFACE PINS
O, LVCMOS O, LVCMOS
Deserializer Recovered Clock Output. Parallel data rate clock recovered from the embedded clock. LOCK indicat.