DatasheetsPDF.com

K4S56323PF-FG Dataheets PDF



Part Number K4S56323PF-FG
Manufacturers Samsung semiconductor
Logo Samsung semiconductor
Description 2M x 32Bit x 4 Banks Mobile SDRAM
Datasheet K4S56323PF-FG DatasheetK4S56323PF-FG Datasheet (PDF)

K4S56323PF-F(H)G/F 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA FEATURES • 1.8V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PAS.

  K4S56323PF-FG   K4S56323PF-FG



Document
K4S56323PF-F(H)G/F 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA FEATURES • 1.8V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) -. DS (Driver Strength) • DQM for masking. • Auto refresh. • • • • 64ms refresh period (4K cycle). Commercial Temperature Operation (-25°C ~ 70°C). Extended Temperature Operation (-25°C ~ 85°C). 90Balls FBGA ( -FXXX -Pb, -HXXX -Pb Free). Mobile-SDRAM www.DataSheet4U.com GENERAL DESCRIPTION The K4S56323PF is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications. ORDERING INFORMATION Part No. K4S56323PF-F(H)G/F75 K4S56323PF-F(H)G/F90 K4S56323PF-F(H)G/F1L Max Freq. 133MHz(CL=3), 83MHz(CL2) 111MHz(CL=3), 83MHz(CL2) 111MHz(CL=3)*1, 66MHz(CL2) LVCMOS 90 FBGA Pb (Pb Free) Interface Package - F(H)G : Low Power, Extended Temperature(-25°C ~ 85°C) - F(H)F : Low Power, Commercial Temperature(-25°C ~ 70°C) NOTES : 1. In case of 40MHz Frequency, CL1 can be supported. 2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific pur pose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use. Address configuration Organization 8Mx32 Bank BA0,BA1 Row A0 - A11 Column Address A0 - A8 1 September 2004 K4S56323PF-F(H)G/F FUNCTIONAL BLOCK DIAGRAM Mobile-SDRAM www.DataSheet4U.com I/O Control LWE Data Input Register Bank Select LDQM 2M x 32 Sense AMP 2M x 32 2M x 32 2M x 32 Refresh Counter Output Buffer Row Decoder Row Buffer DQi Address Register LRAS CLK CKE CLK ADD Column Decoder Col. Buffer LRAS LCBR Latency & Burst Length LCKE LCBR LWE LCAS Programming Register LWCBR LDQM Timing Register CS RAS CAS WE DQM 2 September 2004 K4S56323PF-F(H)G/F Package Dimension and Pin Configuration < Bottom View*1 > E1 9 A B C D D E F G D1 H J K D/2 L M N P R E E/2 Pin Name CLK CS A A1 Substrate(2Layer) Mobile-SDRAM www.DataSheet4U.com < Top View*2 > 90Ball(6x15) FBGA 2 1 e A B C D E F G H J.


K4S56323LF-FHR K4S56323PF-FG K4S56323PF-FF


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)