DatasheetsPDF.com

RD74LVC1G17

Renesas Technology

Schmitt-trigger Buffer

www.DataSheet4U.com RD74LVC1G17 Schmitt-trigger Buffer REJ03D0722–0100 Rev.1.00 Feb 23, 2006 Description The RD74LVC1G...


Renesas Technology

RD74LVC1G17

File Download Download RD74LVC1G17 Datasheet


Description
www.DataSheet4U.com RD74LVC1G17 Schmitt-trigger Buffer REJ03D0722–0100 Rev.1.00 Feb 23, 2006 Description The RD74LVC1G17 has a Schmitt-trigger buffer in a 5-pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features The basic gate function is lined up as Renesas uni logic series. Supply voltage range : 1.65 to 5.5 V Operating temperature range: –40 to +85°C All inputs: VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs: VO (Max.) = 5.5 V (@VCC = 0 V) Output current: ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±24 mA (@VCC = 3.0 V) ±32 mA (@VCC = 4.5 V) Ordering Information Part Name RD74LVC1G17WPE Package Type WCSP-5 pin Package Code (Previous Code) SXBG0005LB–A (TBS-5CV) Package Abbreviation WP Taping Abbreviation (Quantity) E (3,000 pcs/reel) Article Indication Marking Year code Month code EKYM Rev.1.00 Feb 23, 2006 page 1 of 7 RD74LVC1G17 Function Table Input A H L H: High level L: Low level Output Y H L w w w . D a Pin Arrangement 0.7 mm Height 0.4 mm 0.4 mm pitch 0.17 mm 5–Ball (WP) GND 3 4 Y A 2 1.1 mm Pin#1 INDEX DNU* 1 5 VCC DNU : Do not use. (Bottom view) (Top view) Logic Diagram A Y Rev.1.00 Feb 23, 2006 page 2 of 7 RD74LVC1G17 Absolute Maximum Ratings Item Supply voltage range Input voltage range *1 Output voltage range Input clamp current Output clamp current Continuous output current Cont...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)