STi5301

STi5301 www.DataSheet4U.com High-performance set-top box decoder DATA BRIEF DESCRIPTION The new MPEG-2 decoder from ST provides a step-change in performance for pay TV set-top boxes and digital video recorders. Delivering 1.33 GOPS of processing power through an ST230 VLIW CPU running at 333 MHz, ST has ensured that manufacturers’ investment in new products is protected as the STi5301 can easily accommodate today’s interactive software, and provides a platform that can support the even more demanding applications of the future. Both Linux and OS21 operating systems are supported, and an MMU provides support for virtual memory management. The STi5301’s power comes from the VLIW architecture of the ST230 CPU. This allows four instructions to be executed at each CPU cycle, dramatically increasing performance. By maintaining pin compatibility with the STi5100, manufacturers can make use of the STi5301 with minimal hardware redesign. Package (27 x 27 PBGA 336 package) xxxx Figure 1. STi5301 low-cost interactive set-top box IR Tx/Rx HDD QPSK ZIF Rx Transport stream in STV0299 and STB6000 QPSK ZIF Rx STV0299 and STB6000 (Optional) SiLabs DAA Smart Smart Cards cards Transport stream in CVBS/YC VCR USB port RGB 128 Mbit DDR STi5301 PSTN Flash Rev. 1 March 2005 1/3 STI5301 FEATURES s ST231 VLIW host CPU – 333 MHz, 32 Kbyte ICache, 32 Kbyte DCache – up to 1.333 GOPs at 333 MHz – dynamic memory management through MMU s s s s PAL/NTSC/SECAM encoder – RGB, CVBS, Y/C and YUV outp...