DatasheetsPDF.com

ICS841664I

Integrated Device Technology

FEMTOCLOCK CRYSTAL-TO-HCSL CLOCK GENERATOR

www.DataSheet4U.com PRELIMINARY FEMTOCLOCK™ CRYSTAL-TO-HCSL CLOCK GENERATOR ICS841664I GENERAL DESCRIPTION The ICS84...


Integrated Device Technology

ICS841664I

File Download Download ICS841664I Datasheet


Description
www.DataSheet4U.com PRELIMINARY FEMTOCLOCK™ CRYSTAL-TO-HCSL CLOCK GENERATOR ICS841664I GENERAL DESCRIPTION The ICS841664I is an optimized sRIO clock IC S generator and member of the HiPerClocks™ family HiPerClockS™ of high-performance clock solutions from IDT. The device uses a 25MHz parallel crystal to generate 125MHz and 156.25MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter sRIO clock signals. Designed for telecom, networking and industrial applications, the ICS841664I can also drive the high-speed sRIO SerDes clock inputs of communication processors, DSPs, switches and bridges. FEATURES Four differential HCSL clock outputs: configurable for sRIO (125MHz or 156.25MHz) clock signals One REF_OUT LVCMOS/LVTTL clock output Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input Supports the following output frequencies: 125MHz or 156.25MHz VCO: 625MHz PLL bypass and output enable RMS phase jitter, using a 25MHz crystal (1.875MHz - 20MHz): 0.35ps (typical) @ 125MHz Full 3.3V power supply mode -40°C to 85°C ambient operating temperature Available in both standard (RoHS 5) and lead-free (RoHS 6) packages BLOCK DIAGRAM XTAL_IN PIN ASSIGNMENT 1 OSC XTAL_OUT REF_IN Pulldown REF_SEL Pulldown 0 QA0 nQA0 FemtoClock PLL 1 VCO =...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)