Document
www.DataSheet4U.com
Jz4725 Multimedia Application Processor
Programming Manual
Revision: 1.0 Date: May 2009
www.DataSheet4U.com
Jz4725 Multimedia Application Processor
Programming Manual
Copyright © Ingenic Semiconductor Co. Ltd 2007. All rights reserved.
Release history Date May 2009 Revision 1.0 First release Change
Disclaimer
This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale. Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment. All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenicfor the current documentation and errata.
Ingenic Semiconductor Co., Ltd. Room 108, Building A, Information Center, Zhongguancun Software Park 8 Dongbeiwang West Road, Haidian District, Beijing, China, Tel: 86-10-82826661 Fax: 86-10-82825845 Http: //www.ingenic.cn
www.DataSheet4U.com
CONTENTS
CONTENTS
1 Overview............................................................................................ 1
1.1 1.2 Block Diagram......................................................................................................................... 2 Features .................................................................................................................................. 3 CPU core ......................................................................................................................... 3 Multimedia support .......................................................................................................... 3 Memory sub-system ........................................................................................................ 3 Clock generation and power management ..................................................................... 4 On-chip peripherals ......................................................................................................... 4
1.2.1 1.2.2 1.2.3 1.2.4 1.2.5 1.3
Characteristic .......................................................................................................................... 6
2 CPU Core .......................................................................................... 7 3 External Memory Controller ............................................................... 9
3.1 3.2 3.3 3.4 Overview ................................................................................................................................. 9 Pin Description...................................................................................................................... 10 Physical Address Space Map...................