Low Frequency Timing-Safe Peak EMI reduction IC
May 2008 rev 0.1
PCS3P624Z05B/C PCS3P624Z09B/C
High Frequency Timing-Safe™ Peak EMI reduction IC
www.DataSheet4U.com
G...
Description
May 2008 rev 0.1
PCS3P624Z05B/C PCS3P624Z09B/C
High Frequency Timing-Safe™ Peak EMI reduction IC
www.DataSheet4U.com
General Features
High Frequency Clock distribution with TimingSafe™ Peak EMI Reduction Input frequency range: 50MHz - 100MHz Multiple low skew Timing-safe™ Outputs: PCS3P624Z05: 5 Outputs PCS3P624Z09: 9 Outputs External Input-Output Delay Control option Supply Voltage: 3.3V±0.3V Commercial and Industrial temperature range Packaging Information: ASM3P624Z05: 8 pin SOIC, and TSSOP ASM3P624Z09:16 pin SOIC, and TSSOP True Drop-in Solution for Zero Delay Buffer, ASM5P2305A / 09A
with Peak EMI reduction. PCS3P624Z05 is an eight-pin version, accepts one reference input and drives out five low-skew Timing-Safe™ clocks. PCS3P624Z09 accepts one reference input and drives out nine low-skew TimingSafe™clocks. PCS3P624Z05/09 has a DLY_CTRL for adjusting the Input-Output clock delay, depending upon the value of capacitor connected at this pin to GND. PCS3P624Z05/09 operates from a 3.3V supply and is available in two different packages, as shown in the ordering information table, over commercial and Industrial temperature range.
Application
PCS3P624Z05/09 is targeted for use in Displays and
Functional Description
PCS3P624Z05/09 is a versatile, 3.3V Zero-delay buffer designed to distribute high frequency Timing-Safe™ clocks
memory interface systems.
General Block Diagram
PLL CLKIN
DLY_CTRL CLKOUT1 CLKOUT2 CLKOUT3
PLL CLKIN
MUX
DLY_CTRL CLKOUTA1 CLKO...
Similar Datasheet