NOR FLASH MEMORY
11.0 DEEP POWER DOWN
In order to reduce the power consumption of the device, it shall a deep power down mode inplemented on a separate pin. The deep power down mode is
active when the deep power down signal is activated, high state. In deep power down the device shall turn off all circuitry in order to reach a power con-
sumption of 2uA(typ). The device shall exit the deep power down mode within 75us after that the deep power down signal has been de-activated, set to
low. In deep power down the state of the device chip select shall have no impact on the device power consumption. All programming capabilities of the
device are inhibited.
At the power up, the device shall accept any order of activation of the reset and deep power down signal. The device shall respond within the specified
time for the signal that was deactivated/activated latest. The deep power down mode is activated when DPD pin high state only. If DPD is asserted during
a program or erase operation, the device requires a time of tDP (During Internal Routines) before the device is ready to enter DPD mode.
Note that user never float the DPD that is, DPD is always connected with VIH, VIL.Deep Power Down (DPD)
All Speed Options
DPD Pin High (NOT During Internal Routines)
to DPD Mode*
DPD Pin High (During Internal Routines)
to DPD Mode*
DPD Low Time Before Read*
Not 100% tested.
DPD Timings NOT during Internal Routines
DPD Timings during Internal Routines
Figure 3. DPD Timings
- 25 -