DatasheetsPDF.com

P5CD040X0 Dataheets PDF



Part Number P5CD040X0
Manufacturers NXP Semiconductors
Logo NXP Semiconductors
Description Secure dual interface and contact PKI smart card controller
Datasheet P5CD040X0 DatasheetP5CD040X0 Datasheet (PDF)

P5Cx012/02x/40/73/80/144 family Secure dual interface and contact PKI smart card controller Rev. 03 — 24 January 2008 Objective short data sheet 1. General description 1.1 SmartMX family approach The new CMOS14 SmartMX family members feature a modular set of devices with: • • • • • • • • • • • • • • 12 KB to 144 KB EEPROM 200 KB user ROM 6144 B RAM High-performance secured Public Key Infrastructure (PKI) coprocessor (RSA, ECC) Secured dual/triple-DES coprocessor Secured AES coprocessor Memory.

  P5CD040X0   P5CD040X0



Document
P5Cx012/02x/40/73/80/144 family Secure dual interface and contact PKI smart card controller Rev. 03 — 24 January 2008 Objective short data sheet 1. General description 1.1 SmartMX family approach The new CMOS14 SmartMX family members feature a modular set of devices with: • • • • • • • • • • • • • • 12 KB to 144 KB EEPROM 200 KB user ROM 6144 B RAM High-performance secured Public Key Infrastructure (PKI) coprocessor (RSA, ECC) Secured dual/triple-DES coprocessor Secured AES coprocessor Memory Management Unit (MMU) ISO/IEC 7816 contact interface Optional ISO/IEC 14443 A Contactless Interface Unit (CIU) Optional S2C interface for NFC communication link 5-metal-layer 0.14 µm CMOS technology EEPROM with typical 500000 cycles endurance and minimum 20 years retention time Broad spectrum of delivery types Optional certified crypto library modules for RSA, ECC, DES, AES, SHA and PRNG 1.2 SmartMX family properties The long-term approved SmartMX family features a significantly enhanced secure smart card IC architecture. Extended instructions for Java and C code, linear addressing, high speed at low power and a universal memory management unit are among many other improvements added to the classic 80C51 core architecture. The technology transfer step from 5-metal-layer 0.18 µm to 5-metal-layer 0.14 µm CMOS technology offers now even more advantages in terms of security features, memory resources, crypto coprocessor calculation speed for RSA and ECC as well as availability of secure hardware support for 2/3-key Digital Encryption Standard (DES) and Advanced Encryption Standard (AES) operations. The availability of contact interface, optional contactless or S2C interface enables the easy implementation of native or open platform and multi-application operating systems in market segments like e.g. banking, E-passport, ID card, Health Card, secure access, Java card, Near Field Communication (NFC) connectable mobile hand sets as well as Trusted Platform Modules (TPM). www.DataSheet4U.net NXP Semiconductors P5Cx012/02x/40/73/80/144 family Secure dual interface and contact PKI smart card controller 1.3 Naming conventions Table 1. x y Naming conventions Type of category: C = PKI controller + Triple-DES coprocessor + AES coprocessor on selected products Interface options: C = contact interface - ISO/IEC 7816 D = dual interface - ISO/IEC 7816 + ISO/IEC 14443 contactless interface N = ISO/IEC 7816 + S2C Interface for NFC zzz Amount of non-volatile memory in KB, increasing count for further product options P5xyzzz SmartMX platform 1.4 Cryptographic hardware coprocessors 1.4.1 FameXE coprocessor The approved and modular FameXE architecture supports the trend of increasing RSA keys with faster execution speeds as well as Elliptic Curve Cryptography (ECC) based on GF(p) or GF(2n) at best performance. FameXE supports RSA with an operand length of up to 8-kbit (up to 4-kbit with intermediate storage in RAM only). The FameXE PKI coprocessor supports 192-bit ECC key le.


P5CD020X0 P5CD040X0 P5CD080X0


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)