DatasheetsPDF.com

H5TQ2G83DFR-xxI Dataheets PDF



Part Number H5TQ2G83DFR-xxI
Manufacturers Hynix Semiconductor
Logo Hynix Semiconductor
Description 2Gb DDR3 SDRAM
Datasheet H5TQ2G83DFR-xxI DatasheetH5TQ2G83DFR-xxI Datasheet (PDF)

www.DataSheet.co.kr Preliminary 2Gb DDR3 SDRAM 2Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G83DFR-xxC H5TQ2G63DFR-xxC H5TQ2G83DFR-xxI H5TQ2G63DFR-xxI * Hynix Semiconductor reserves the right to change products or specifications without notice. Rev. 0.05 / Nov. 2011 1 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary Revision History Revision No. 0.01 0.02 0.03 0.04 0.05 History Preliminary version release Add temperature information in feature upd.

  H5TQ2G83DFR-xxI   H5TQ2G83DFR-xxI


Document
www.DataSheet.co.kr Preliminary 2Gb DDR3 SDRAM 2Gb DDR3 SDRAM Lead-Free&Halogen-Free (RoHS Compliant) H5TQ2G83DFR-xxC H5TQ2G63DFR-xxC H5TQ2G83DFR-xxI H5TQ2G63DFR-xxI * Hynix Semiconductor reserves the right to change products or specifications without notice. Rev. 0.05 / Nov. 2011 1 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary Revision History Revision No. 0.01 0.02 0.03 0.04 0.05 History Preliminary version release Add temperature information in feature update operation frequency update IDD 1600,1866,2133 update IDD data Draft Date July. 2011 Aug. 2011 Oct. 2011 Nov. 2011 Nov. 2011 Remark Preliminary Preliminary Preliminary Preliminary Preliminary Rev. 0.05 / Nov. 2011 2 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary Description tions which requires large memory density and high bandwidth. Hynix 2Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth. The H5TQ2G83DFR-xxC, H5TQ2G63DFR-xxC,H5TQ2G83DFR-xxI, H5TQ2G63DFR-xxI are a 2,147,483,648bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applica- Device Features and Ordering Information FEATURES • VDD=VDDQ=1.5V +/- 0.075V • Fully differential clock inputs (CK, CK) operation • Differential Data Strobe (DQS, DQS) • On chip DLL align DQ, DQS and DQS transition with CK transition • DM masks write data-in at the both rising and falling edges of the data strobe • All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock • Programmable CAS latency 5, 6, 7, 8, 9, 10, 11, 12, 13 and 14 supported • Programmable additive latency 0, CL-1, and CL-2 supported • Programmable CAS Write latency (CWL) = 5, 6, 7, 8 • Programmable burst length 4/8 with both nibble sequential and interleave mode • BL switch on the fly • 8banks • Average Refresh Cycle (Tcase 0 oC~ 95 oC) - 7.8 µs at 0oC ~ 85 oC - 3.9 µs at 85oC ~ 95 oC Commercial Temperature( 0oC ~ 85 oC) Industrial Temperature( -40oC ~ 95 oC) • Auto Self Refresh supported • JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16) • Driver strength selected by EMRS • Dynamic On Die Termination supported • Asynchronous RESET pin supported • ZQ calibration supported • TDQS (Termination Data Strobe) supported (x8 only) • Write Levelization supported • 8 bit pre-fetch * This product in compliance with the RoHS directive. Rev. 0.05 / Nov. 2011 3 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary ORDERING INFORMATION Part No. H5TQ2G83DFR-*xxC H5TQ2G83DFR-*xxI H5TQ2G63DFR-*xxC H5TQ2G63DFR-*xxI Configuration 256M x 8 Power Consumption Normal Consumption Temperature Commercial Industrial Commercial Industrial Package 78ball FBGA 128M x 16 Normal Consumption 96ball FBGA * xx means Speed Bin Grade OPERATING FREQUENCY Speed Grade (Marking) -G7 -H9 -PB -RD -TE Frequency [Mbps] CL5 667 667 667 CL6 800 800 800 800 800 CL7 1066 1066 1066 1066 1066 CL8 1066 1066 1066 1066 1066 1333 1333 1333 1333 1333 1333 1333 1333 1600 1600 1600 1866 1866 2133 CL9 CL10 CL11 CL12 CL13 CL14 Remark (CL-tRCD-tRP) DDR3-1066 7-7-7 DDR3-1333 9-9-9 DDR3-1600 11-11-11 DDR3-1866 13-13-13 DDR3-2133 14-14-14 * xx means Speed Bin Grade Rev. 0.05 / Nov. 2011 4 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary x8 Package Ball out (Top view): 78ball FBGA Package 1 A B C D E F G H J K L M N VSS VSS VDDQ VSSQ VREFDQ NC ODT NC VSS VDD VSS VDD VSS 1 2 VDD VSSQ DQ2 DQ6 VDDQ VSS VDD CS BA0 A3 A5 A7 RESET 2 3 NC DQ0 DQS DQS DQ4 RAS CAS WE BA2 A0 A2 A9 A13 3 4 5 6 4 5 6 7 NU/TDQS DM/TDQS DQ1 VDD DQ7 CK CK A10/AP NC A12/BC A1 A11 A14 7 8 VSS VSSQ DQ3 VSS DQ5 VSS VDD ZQ VREFCA BA1 A4 A6 A8 8 9 VDD VDDQ VSSQ VSSQ VDDQ NC CKE NC VSS VDD VSS VDD VSS 9 A B C D E F G H J K L M N 1 2 3 A B C D E F G H J K L M N 7 8 9 (Top View: See the balls through the Package) Populated ball Ball not populated Rev. 0.05 / Nov. 2011 5 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Preliminary x16 Package Ball out (Top view): 96ball FBGA Package 1 A B C D E F G H J K L M N P R T VDDQ VSSQ VDDQ VSSQ VSS VDDQ VSSQ VREFDQ NC ODT NC VSS VDD VSS VDD VSS 1 2 DQU5 VDD DQU3 VDDQ VSSQ DQL2 DQL6 VDDQ VSS VDD CS BA0 A3 A5 A7 RESET 2 3 DQU7 VSS DQU1 DMU DQL0 DQSL DQSL DQL4 RAS CAS WE BA2 A0 A2 A9 A13 3 4 5 6 4 5 6 7 DQU4 DQSU DQSU DQU0 DML DQL1 VDD DQL7 CK CK A10/AP NC A12/BC A1 A11 NC 7 8 VDDQ DQU6 DQU2 VSSQ VSSQ DQL3 VSS DQL5 VSS VDD ZQ VREFCA BA1 A4 A6 A8 8 9 VSS VSSQ VDDQ VDD VDDQ VSSQ VSSQ VDDQ NC CKE NC VSS VDD VSS VDD VSS 9 A B C D E F G H J K L M N P R T 1 2 3 A B C D E F G H J K L M N P R T 7 8 9 (Top View: S.


H5TQ2G63DFR-xxC H5TQ2G83DFR-xxI H5TQ2G63DFR-xxI


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)