DatasheetsPDF.com

IDTCV145

Integrated Device Technology

CLOCK BUFFER

IDTCV145 1-TO-19 DIFFERENTIAL CLOCK BUFFER COMMERCIAL TEMPERATURE RANGE 1-TO-19 DIFFERENTIAL CLOCK BUFFER IDTCV145 F...


Integrated Device Technology

IDTCV145

File Download Download IDTCV145 Datasheet


Description
IDTCV145 1-TO-19 DIFFERENTIAL CLOCK BUFFER COMMERCIAL TEMPERATURE RANGE 1-TO-19 DIFFERENTIAL CLOCK BUFFER IDTCV145 FEATURES: DESCRIPTION: Compliant with Intel DB1900G DIF Clock Support − 19 differential clock output pairs @ 0.7 V − 150 ps skew performance across all outputs OE pin Control of All Outputs 3.3 V Operation Gear Ratio supporting generation of clocks at a different frequency ratioed from the input. Split outputs supporting options of 2 outputs @1:1 and remaining 17 pairs at an alternate gear Pin level OE control of individual outputs Multiple output frequency options up to 400Mhz as a gear ratio of input clocks of 100-400Mhz Output is HCSL compatible SMBus Programmable configurations PLL Bypass Configurable SMBus address configurable to allow multiple buffer control in a single control network Programmable Bandwidth Glitchfree transition between frequency states Available in 72-pin VFQPFN package The CV145 differential buffer complies with Intel DB1900G , and is designed to work in conjunction with the main clock of CK409, CK410/CK410M and CK410B etc., PLL is off in bypass mode and no clock detect. FUNCTIONAL BLOCK DIAGRAM OE_17_18# OE[16:5]# OE_01234# PD# Output Control DIF_0 DIF_0# DIF_1 DIF_1# DIF_2 DIF_2# DIF_3 DIF_3# SCL SDA SA_2/PLL_BYPASS# CLK_IN CLK_IN# SM Bus Controller Output Buffer DIF_4 DIF_4# DIF_5 DIF_5# DIF_6 DIF_6# DIF_18 HIGH_BW# PLL DIF_18# The IDT logo is a registered trademark of Integrated Device T...




Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)