DatasheetsPDF.com

UPD3140GS

NEC

DUAL PLL FREQUENCY SYNTHESIZER LSI

DATA SHEET BiCMOS INTEGRATED CIRCUIT µPD3140GS 1.8 to 5.5 V BIAS, 80 MHz to 550 MHz DUAL PLL FREQUENCY SYNTHESIZER LS...


NEC

UPD3140GS

File Download Download UPD3140GS Datasheet


Description
DATA SHEET BiCMOS INTEGRATED CIRCUIT µPD3140GS 1.8 to 5.5 V BIAS, 80 MHz to 550 MHz DUAL PLL FREQUENCY SYNTHESIZER LSI FOR CORDLESS TELEPHONES AND PORTABLE CELLULAR RADIO DESCRIPTION µPD3140GS is a dual PLL frequency synthesizer LSI designed for cordless telephones and portable cellular radio. This LSI is manufactured using 13 GHz fT BiCMOS process and integrated 2 pairs of prescaler + PLL operate from 80 MHz to 550 MHz. This LSI realizes low power consumption: on 1.8 V, 4.3 mA at dual operation and 2.7 mA at single operation. The additional functions are high-speed lockup and lock phase sensitivity setting. The package is a 20-pin SSOP (300 mil) suitable for high-density surface mounting. Thus, this product contributes to produce physically-small, low power-consumption, longlife battery systems. FEATURES Supply voltage: VCC1 = VCC2 = 1.8 to 5.5 V Input operating frequency: fin = 80 MHz to 550 MHz (PLL 1ch, 2ch in common) Reference oscillating frequency fref = 30 MHz MAX.. Built-in high-speed reference oscillator signal can be taken out from the buffer amplifier output pin. Built-in power-save function: control 2 prescaler’s ON/OFF operation individually. Low power consumption: Dual operation (both ch ON): ICC OP2 = 4.3 mA TYP. @ VCC = 1.8 V @ VCC = 1.8 V @ VCC = 1.8 V Single operation (either ch ON): ICC OP1 = 2.7 mA Power save mode (both ch OFF): ICC PS = 10 µA lockup time mode). TYP. MAX. Decreased lockup time available: charge pump switch control (lo...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)