Document
400 MHz to 1250 MHz Quadrature Modulator with 750 MHz to 1150 MHz Frac-N PLL and Integrated VCO
Data Sheet
FEATURES
IQ modulator with integrated fractional-N PLL Output frequency range: 400 MHz to 1250 MHz Internal LO frequency range: 750 MHz to 1150 MHz Output P1dB: 10.3 dBm @ 1100 MHz Output IP3: 30.1 dBm @ 1100 MHz Noise floor: −159.4 dBm/Hz @ 1100 MHz Baseband bandwidth: 750 MHz (3 dB) SPI serial interface for PLL programming Integrated LDOs and LO buffer Power supply: 5 V/240 mA 40-lead 6 mm × 6 mm LFCSP
ADRF6701
modulator, PLL, and VCO provides for significant board savings and reduces the BOM and design complexity. The integrated fractional-N PLL/synthesizer generates a 2× fLO input to the IQ modulator. The phase detector together with an external loop filter is used to control the VCO output. The VCO output is applied to a quadrature divider. To reduce spurious components, a sigma-delta (Σ-Δ) modulator controls the programmable PLL divider. The IQ modulator has wideband differential I and Q inputs, which support baseband as well as complex IF architectures. The single-ended modulator output is designed to drive a 50 Ω load impedance and can be disabled. The ADRF6701 is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40-lead, exposed-paddle, Pb-free, 6 mm × 6 mm LFCSP package. Performance is specified from −40°C to +85°C. A lead-free evaluation board is available. Table 1.
Part No. ADRF6701 ADRF6702 ADRF6703 Internal LO Range 750 MHz 1150 MHz 1550 MHz 2150 MHz 2100 MHz 2600 MHz IQ Modulator ±3 dB RF Output Range 400 MHz 1250 MHz 1200 MHz 2400 MHz 1550 MHz 2650 MHz
APPLICATIONS
Cellular communications systems GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA, LTE Broadband wireless access systems Satellite modems
GENERAL DESCRIPTION
The ADRF6701 provides a quadrature modulator and synthesizer solution within a small 6 mm × 6 mm footprint while requiring minimal external components. The ADRF6701 is designed for RF outputs from 400 MHz to 1250 MHz. The low phase noise VCO and high performance quadrature modulator make the ADRF6701 suitable for next generation communication systems requiring high signal dynamic range and linearity. The integration of the IQ
FUNCTIONAL BLOCK DIAGRAM
VCC7
34
VCC6
29
VCC5
27
VCC4
22
VCC3
17
VCC2
10
VCC1
1
LOSEL 36 LON 37
BUFFER
ADRF6701
DIVIDER ÷2 2:1 MUX DIVIDER ÷2
40 9 2
DECL3 DECL2 DECL1
LOP
38 BUFFER
DATA 12 CLK 13 LE 14
SPI INTERFACE
FRACTION REG
MODULUS
INTEGER REG
THIRD-ORDER FRACTIONAL INTERPOLATOR ×2 N COUNTER 21 TO 123 MUX TEMP SENSOR
4 7
REFIN 6 ÷2 ÷4 MUXOUT 8
PRESCALER ÷2 CHARGE PUMP 250µA, 500µA (DEFAULT), 750µA, 1000µA
24 5 3
VCO CORE
18
QP QN IN IP
÷2 0/90
19 32 33
– PHASE + FREQUENCY DETECTOR
11 15 20 21 23 25 28 30 31 35
39
16
26
08567-001
GND NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
NC
RSET
CP VTUNE ENOP RFOUT
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.
Free Datasheet http://www.datasheet4u.com/
ADRF6701 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Timing Characteristics ................................................................ 6 Absolute Maximum Ratings............................................................ 7 ESD Caution.................................................................................. 7 Pin Configuration and Function Descriptions............................. 8 Typical Performance Characteristics ........................................... 10 Theory of Operation ...................................................................... 16 PLL + VCO.................................................................................. 16 Basic Connections for Operation............................................. 16 External LO ......................................................................