DatasheetsPDF.com

AR8327 Dataheets PDF



Part Number AR8327
Manufacturers Atheros
Logo Atheros
Description Seven-port Gigabit Ethernet Switch
Datasheet AR8327 DatasheetAR8327 Datasheet (PDF)

Data Sheet June 2011 Version 1.0 AR8327/AR8327N Seven-port Gigabit Ethernet Switch General Description The AR8327 is a highly integrated seven-port Gigabit Ethernet switch with non-blocking switch fabric, a high-performance lookup unit with 2048 MAC address, and a four-traffic class Quality of Service (QoS) engine. The AR8327 has the flexibility to support various networking applications. The AR8327 is designed for costsensitive switch applications in wireless AP routers, home gateways, and xDS.

  AR8327   AR8327


Document
Data Sheet June 2011 Version 1.0 AR8327/AR8327N Seven-port Gigabit Ethernet Switch General Description The AR8327 is a highly integrated seven-port Gigabit Ethernet switch with non-blocking switch fabric, a high-performance lookup unit with 2048 MAC address, and a four-traffic class Quality of Service (QoS) engine. The AR8327 has the flexibility to support various networking applications. The AR8327 is designed for costsensitive switch applications in wireless AP routers, home gateways, and xDSL/cable modem platforms. The AR8327 integrates all the functions of a high-speed Switch system, including packet buffer, PHY transceivers, media access controllers, address management, and a nonblocking switch fabric into a single 0.11 um CMOS device. It complies with 10BASE-Te, 100BASE-Tx & 1000BASE-T specifications, including the MAC control, pause frame, and auto-negotiation subsections, providing compatibility with all industry-standard Ethernet, Fast Ethernet & Gigabit Ethernet networks. The AR8327 device contains five full-duplex 10BASE-Te/100BASE-TX/1000BASE-T transceivers and 10BASE-Te/100BASE-TX can run at half duplex, each of which performs all of the physical layer interface functions for 10BASE-Te Ethernet on Category 5 unshielded twisted-pair (UTP) cable and 100BASE-TX Fast/Gigabit Ethernet on Category 5 UTP cable. The remaining 2 ports feature a standard GMII/RGMII/MII/Serdes interface to allow connection to a host CPU in PON/xDSL/ Cable/Wifi/Fiber routers. The media access controllers on the AR8327 also support Jumbo Frames which are typically used for highperformance connections to servers because they offer a smaller percentage of overhead on the link for more efficiency. and/or DiffServ/TOS. This allows switch traffic to be given different classes of priority or service - for example, voice traffic for IP phone applications, video traffic for multimedia applications, or data traffic for e-mail. Up to 4K Virtual LANs (VLANs) can be set up via the MDC/MDIO port for separation of different users or groups on the network. ACL features can reduce CPU effort for VLAN/Q.O.S/ DSCP/Forward mapping & remapping based on layer1 to Layer4 information. 16 PPPoE header add/removal can increase Video quality and offload the CPU. Hardware IGMP V1/V2/V3 is an innovation for IPTV service. Green Power can increase energy efficiency for no link or idle states. The AR8327N chip supports hardware NAT (Network Address Translation) to offload the CPU and achieve the full wire speed when doing NAT. The AR8327/AR8327N supports the following modes of NAT. 1. Basic NAT: This involves IP address translation only, not port mapping. 2. Network Address Port Translation (NAPT): This involves the translation of both IP addresses and port numbers. For the NAPT mode, the AR8327/AR8327N can support Full cone NAT, Restricted cone NAT, PortRestricted cone NAT and Symmetric NAT. e AR8327/AR8327N supports the following configurations n 5*10/100/1000Base-T + GMII/RGMII/MII + 1* Serdes n 5* 10/100/1000Base-T + 2*RGMII/MII n 4* 10/100/1000Base-T + 1*RGMII/MII + 1* Single RGMII PHY MDC/MDIO or EEPROM interfaces provide easy programming of the on-chip 802.1p QoS AR8327/AR8327N Features The AR8327 chip family includes a 7-port MAC structure to support the following family of switch chips: n Supports 802.3az Power Management n The AR8327N chip includes the Hardware NAT (Network Address Translation) function © 2010 by Atheros Communications, Inc. All rights reserved. Atheros®, Atheros Driven®, Align®, Atheros XR®, Driving the Wireless Future®, Intellon®, No New Wires®, Orion®, PLC4Trucks®, Powerpacket®, Spread Spectrum Carrier®, SSC®, ROCm®, Super A/G®, Super G®, Super N®, The Air is Cleaner at 5-GHz®, Total 802.11®, UNav®, Wake on Wireless®, Wireless Future. Unleashed Now.®, and XSPAN®, are registered by Atheros Communications, Inc. Atheros SST™, Signal-Sustain Technology™, Ethos™, Install N Go™, IQUE™, ROCm™, amp™, Simpli-Fi™, There is Here™, U-Map™, U-Tag™, and 5-UP™ are trademarks of Atheros Communications, Inc. The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice. COMPANY CONFIDENTIAL • 1 n The AR8327 chip (without the ‘N’ n n n n n n n n n n n n n designation) does not contain the Hardware NAT function ACL Mask Rule from Layer1~4. Port No, DA, SA, Ethernet Type, VLAN, IP Protocol, IPv4/v6 Source/Destination Address, TCP/UDP Source/Destination port 96 ACL Mask Rule for Pass/Drop, VLAN/ Q.O.S./DSCP Mapping/Translation User define ACL up to 48 bytes depth in Layer 4/3/2 Q.O.S mechanisms include Weight Round Robin, Strict, Hybrid Up Queue Port Base VLAN & 4K 802.1Q VLAN Group IVL & SVL IGMP Snooping V1, V2 & V3. IPv6 MLD V1/ V2 forwarded to CPU Supports Light Hardware IGMP snooping v1/v2/v3, MLDv1/v2 and Smart Leave Hardware Looping Detection QinQ function for SVLAN & CVLAN Translation IP Packet/PPPoE bypass to r.


BTS5241-2L AR8327 AR8327N


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)