HEF4022B

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4022B MSI 4-stage divide-by-8 Johnson counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 4-stage divide-by-8 Johnson counter DESCRIPTION The HEF4022B is a 4-stage divide-by-8 Johnson counter with eight spike-free decoded active HIGH outputs (O0 to O7), an active LOW output from the most significant flip-flop (O4-7), active HIGH and active LOW clock inputs (CP0, CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW to HIGH transition at CP0 while CP1 is LOW or a HIGH to LOW transition at CP1 while CP0 is HIGH (see also function table). Either CP0 or CP1 may be used as clock input to the HEF4022B MSI counter and the other clock input may be used as a clock enable input. When cascading counters, the O4-7 output, which is LOW while the counter is in states, 4, 5, 6 and 7, can be used to drive the CP0 input of the next counter. A HIGH on MR resets the counter to zero (O0 = O4-7 = HIGH; O1 to O7 = LOW) independent of the clock inputs (CP0, CP1). Automatic code correction of the counter is provided by an internal circuit, following any illegal code the counter returns to a proper counting mode within 11 clock pulses. Fig.1 Functional diagram. HE...