Dual JK flip-flop
HEF4027B
Dual JK flip-flop
Rev. 9 — 18 November 2011
Product data sheet
1. General description
The HEF4027B is a edge...
Description
HEF4027B
Dual JK flip-flop
Rev. 9 — 18 November 2011
Product data sheet
1. General description
The HEF4027B is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) inputs are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2. Features and benefits
Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +85 C Complies with JEDEC standard JESD 13-B
3. Applications
Registers Counters Control circuits
4. Ordering information
Table 1. Ordering information Tamb from 40 C to +85 C.
Type number Package
Name
Description
HEF4027BP DIP16
plastic dual in-line package; 16 leads (300 mil)
HEF4027BT SO16
plastic small outline package; 16 leads; body width 3.9 mm
Version SOT38-4 SOT109-1
NXP Semiconductors
5. Functional diagram
Fig 1. Functional diagram
FF 1 9
1SD 10 1J
1Q 15 13 1CP
1Q 14 11 1K
1CD
12 FF 2
7
2SD 6 2J
2...
Similar Datasheet