DatasheetsPDF.com

NT5CB256M8FN Dataheets PDF



Part Number NT5CB256M8FN
Manufacturers Nanya
Logo Nanya
Description Industrial and Automotive DDR3(L) 2Gb SDRAM
Datasheet NT5CB256M8FN DatasheetNT5CB256M8FN Datasheet (PDF)

DDR3(L) 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP Nanya Technology Corp. NT5CB(C)256M8FN / NT5CB(C)128M16FP Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM Features  JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM  Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%) .

  NT5CB256M8FN   NT5CB256M8FN


Document
DDR3(L) 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP Nanya Technology Corp. NT5CB(C)256M8FN / NT5CB(C)128M16FP Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM Features  JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM  Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%)  Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes  Signal Synchronization - Write Leveling via MR settings - Read Leveling via MPR 7  Power Saving Mode - Partial Array Self Refresh (PASR) - Power Down Mode 1  Interface and Power Supply - SSTL_15 for DDR3:VDD/VDDQ=1.5V(±0.075V) - SSTL_135 for DDR3L:VDD/VDDQ=1.35V(-0.067/+0.1V) 4 Options  Speed Grade (CL-TRCD-TRP) - 2133 Mbps / 14-14-14 - 1866 Mbps / 12-12-12,13-13-13 - 1600 Mbps / 11-11-11 2,3  Temperature Range (Tc) 5 - Commercial Grade = 0℃~95℃ - Industrial Grade (-I) = -40℃~95℃ - Automotive Grade 2 (-H) = -40℃~105℃ - Automotive Grade 3 (-A) = -40℃~95℃ Programmable Functions  CAS Latency (5/6/7/8/9/10/11/12/13/14)  CAS Write Latency (5/6/7/8/9/10)  Additive Latency (0/CL-1/CL-2)  Write Recovery Time (5/6/7/8/10/12/14/16)  Burst Type (Sequential/Interleaved)  Burst Length (BL8/BC4/BC4 or 8 on the fly)  Self RefreshTemperature Range(Normal/Extended)  Output Driver Impedance (34/40)  On-Die Termination of Rtt_Nom(20/30/40/60/120)  On-Die Termination of Rtt_WR(60/120)  Precharge Power Down (slow/fast) Packages / Density Information Lead-free RoHS compliance and Halogen-free 2Gb (Org. / Package) Density and Addressing Organization Bank Address Auto precharge Length x Width (mm) Ball pitch (mm) 256Mb x 8 BA0 – BA2 A10 / AP A12 /  A0 – A14 A0 – A9 1KB 128Mb x 16 BA0 – BA2 A10 / AP A12 /  A0 – A13 A0 – A9 2KB 256Mbx8 78-ball TFBGA BL switch on the fly 8.00 x 10.50 0.80 Row Address Column Address 128Mbx16 96-ball TFBGA Page Size 9.00 x 13.00 0.80 tREFI(us) tRFC(ns) 5 6 Tc<=85℃:7.8, Tc>85℃:3.9 160ns NOTE 1 NOTE 2 NOTE 3 NOTE 4 Default state of PASR is disabed. This is enabled by using an electrical fuse. Please contact with NTC for the demand. The timing specification of high speed bin is backward compatible with low speed bin. Please refer to ordering information for the deailts (DDR3, DDR3L, DDR3L RS). SSTL_135 compatible to SSTL_15. That means 1.35V DDR3L are backward compatible to 1.5V DDR3 parts. 1.35V DDR3L-RS parts are exceptional and unallowable to be compatible to 1.35V DDR3L and 1.5V DDR3 parts. NOTE 5 If TC exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9us interval refresh rate. Extended SRT or ASR must be enabled. NOTE 6 Violating tRFC specification will induce malfunction. NOTE 7 Only Support prime DQ’s feedback for each byte lane. Version 1.6 04/2014 1 NTC has the rights to change any specifications or product without notification. Nanya Technology Cooperation © All Rights Reserved. DDR3(L) 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP Fundamental AC Specifications – Core Timing DDR3-2133, DDR3(L)-1866, DDR3(L)-1600 and DDR3(L)-1333 DDR3-2133 Speed Bins DDR3(L)-1866 12-12-12 Min 12.84 12.84 12.84 46.84 34.0 Max 20.0 9*tREFI DDR3(L)-1600 11-11-11 Min 13.75 13.75 13.75 48.75 35 Max 20 9*tREFI DDR3(L)-1333 9-9-9 Min 13.5 13.5 13.5 49.5 36 Max 20 9*tREFI 14-14-14 Parameter Min 13.09 13.09 13.09 46.09 33 Max 20 9*tREFI 13-13-13 Min 13.91 13.91 13.91 47.91 34 Max 20 9*tREFI 10-10-10 Min 15 15 15 51 36 Max 20 9*tREFI Unit tAA tRCD tRP tRC tRAS ns ns ns ns ns DDR3(L)-1066 and DDR3(L)-800 DDR3(L)-1066 Speed Bins DDR3(L)-800 5-5-5 Min 12.5 12.5 12.5 50 37.5 Max 20 9*tREFI Min 15 15 15 52.5 37.5 7-7-7 Parameter Min 13.125 13.125 13.125 50.625 37.5 Max 20 9*tREFI Min 15 15 15 8-8-8 Max 20 9*tREFI 6-6-6 Max 20 9*tREFI Unit tAA tRCD tRP tRC tRAS ns ns ns ns ns 52.5 37.5 Version 1.6 04/2014 2 Nanya Technology Cooperation © All Rights Reserved. DDR3(L) 2Gb SDRAM NT5CB(C)256M8FN / NT5CB(C)128M16FP Descriptions The 2Gb Double-Data-Rate-3 (DDR3(L)) is double data rate architecture to achieve high-speed operation. It is internally configured as an eight bank DRAMs. The 2Gb chip is organized as 32Mbit x 8 I/Os x 8 banks or 16Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed double-data-rate transfer rates of up to 1866 Mb/sec/pin for general applications. The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous fashion. These devices operate with a single 1.5V ± 0.075V or 1.35V -0.067V/+0.1V po.


CP2020 NT5CB256M8FN NT5CC256M8FN


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)