G1-266B-85-1.8 Datasheet (data sheet) PDF





G1-266B-85-1.8 Datasheet, Processor Series Low Power Integrated x86 Solution

G1-266B-85-1.8   G1-266B-85-1.8  

Search Keywords: G1-266B-85-1.8, datasheet, pdf, National Semiconductor, Processor, Series, Low, Power, Integrated, x86, Solution, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

Geode™ GX1 Processor Series Low Power Integrated x86 Solution April 2000 Ge ode™ GX1 Processor Series Low Power I ntegrated x86 Solution General Descript ion The National Semiconductor® Geode GX1 processor series is a line of in tegrated processors specifically design ed to power information appliances for entertainment, education, and business. Serving the needs of consumers and bus iness professionals alike, it’s the p erfect www.DataSheet4U.com solution for IA (information appliance) application s such as thin clients, interactive set -top boxes, and personal internet acces s devices. The Geode GX1 processor seri es is divided into three main cate

G1-266B-85-1.8 Datasheet, Processor Series Low Power Integrated x86 Solution

G1-266B-85-1.8   G1-266B-85-1.8  
gories as defined by the core operating voltage. Available with core voltages o f 2.0V, 1.8V, and 1.6V, it offers extre mely low typical power consumption (1.2 W, 1.0W, and 0.8W, respectively) leadin g to longer battery life and enabling s mall form-factor, fanless designs. Typi cal power consumption is defined as an average, measured running Microsoft Win dows at 80% Active Idle (Suspend-on-Hal t) with a display resolution of 800x600 x8 bpp at 75 Hz. Geode™ GX1 Processo r Internal Block Diagram Clock Module S YSCLK SYSCLK multiplied by “A” INT R Core Clocks X-Bus Clocks x86 Compatib le Core INT/NMI TLB Integer Unit FP_Err or Interrupt Control IRQ13 SMI# Scratc hpad 16 KB Unified L1 Cache (128) In struction Fetch MMU Load/Store Floatin g Point Unit C-Bus (64) SUSP# Core S uspend SUSPA# Power Management Contro l Core Acknowledge X-Bus Suspend X-Bus Acknowledge X-Bus (32) Arbiter X-Bus C ontroller Write Buffers Read Buffers Arbiter PCI Host Controller 2D Accel erator VGA BLT Engine ROP Unit X-Bus C LK divide by “B” Display Controlle r Compression Buffer Palette RAM Timing Generator 3 REQ/GNT Pairs PCI Bus 4 SDRAM Clocks 64-bit SDRAM RGB YUV Geode™ Graphics Companion Interface National Semiconductor and Virtual Syst em Architecture are registered trademarks of National Semicondu








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)