DatasheetsPDF.com

CY8C4125AXI-473 Dataheets PDF



Part Number CY8C4125AXI-473
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description Programmable System-on-Chip
Datasheet CY8C4125AXI-473 DatasheetCY8C4125AXI-473 Datasheet (PDF)

PSoC® 4: PSoC 4100 Family Datasheet Programmable System-on-Chip (PSoC®) General Description PSoC® 4 is a scalable and reconfigurable platform architecture for a family of mixed-signal programmable embedded system controllers with an ARM® Cortex™-M0 CPU. It combines programmable and re-configurable analog and digital blocks with flexible automatic routing. The PSoC 4100 product family, based on this platform, is a combination of a microcontroller with digital programmable logic, high-performance.

  CY8C4125AXI-473   CY8C4125AXI-473


Document
PSoC® 4: PSoC 4100 Family Datasheet Programmable System-on-Chip (PSoC®) General Description PSoC® 4 is a scalable and reconfigurable platform architecture for a family of mixed-signal programmable embedded system controllers with an ARM® Cortex™-M0 CPU. It combines programmable and re-configurable analog and digital blocks with flexible automatic routing. The PSoC 4100 product family, based on this platform, is a combination of a microcontroller with digital programmable logic, high-performance analog-to-digital conversion, opamps with Comparator mode, and standard communication and timing peripherals. The PSoC 4100 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs. The programmable analog and digital sub-systems allow flexibility and in-field tuning of the design. Features 32-bit MCU Sub-system ■ 24-MHz ARM Cortex-M0 CPU with single-cycle multiply ■ Up to 32 kB of flash with Read Accelerator ■ Up to 4 kB of SRAM Programmable Analog ■ Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator modes and ADC input buffering capability ■ 12-bit 806 Ksps SAR ADC with differential and single-ended modes and Channel Sequencer with signal averaging ■ Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin ■ Two low-power comparators that operate in Deep Sleep Low Power 1.71-V to 5.5-V operation ■ 20-nA Stop Mode with GPIO pin wakeup ■ Hibernate and Deep Sleep modes allow wakeup-time versus power trade-offs Capacitive Sensing ■ Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR (>5:1) and water tolerance ■ Cypress supplied software component makes capacitive sensing design easy ■ Automatic hardware tuning (SmartSense™) Segment LCD Drive ■ LCD drive supported on all pins (common or segment) ■ Operates in Deep Sleep mode with 4 bits per pin memory Serial Communication ■ Two independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I2C, SPI, or UART functionality Timing and Pulse-Width Modulation ■ Four 16-bit timer/counter pulse-width modulator (TCPWM) blocks ■ Center-aligned, Edge, and Pseudo-random modes ■ Comparator-based triggering of Kill signals for motor drive and other high reliability digital logic applications Up to 36 Programmable GPIOs ■ 48-pin TQFP, 44-pin TQFP, 40-pin QFN, and 28-pin SSOP packages. ■ Any GPIO pin can be CapSense, LCD, analog, or digital ■ Drive modes, strengths, and slew rates are programmable PSoC Creator Design Environment ■ Integrated Development Environment provides schematic design entry and build (with analog and digital automatic routing) ■ Applications Programming Interface (API Component) for all fixed-function and programmable peripherals Industry Standard Tool Compatibility ■ After schematic entry, development can be done with ARM-based industry-standard development tools Cypress Semiconductor Corporation • 198 Champion Court Document Number: 001-87220 Rev. *D • San Jose, CA 95134-1709 • 408-943-2600 Revised January 8, 2015 PSoC® 4: PSoC 4100 Family Datasheet More Information Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4: ■ Overview: PSoC Portfolio, PSoC Roadmap ■ Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool. ■ Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are: ❐ AN79953: Getting Started With PSoC 4 ❐ AN88619: PSoC 4 Hardware Design Considerations ❐ AN86439: Using PSoC 4 GPIO Pins ❐ AN57821: Mixed Signal Circuit Board Layout ❐ AN81623: Digital Design Best Practices ❐ AN73854: Introduction To Bootloaders ❐ AN89610: ARM Cortex Code Optimization PSoC Creator ■ Technical Reference Manual (TRM) is in two documents: ❐ Architecture TRM details each PSoC 4 functional block. ❐ Registers TRM describes each of the PSoC 4 registers. ■ Development Kits: ❐ CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards. ❐ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices. ❐ CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices. The MiniProg3 device provides an interface for flash programming and debug. PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and fir.


CY8C4124AZI-443 CY8C4125AXI-473 CY8C4125AZI-473


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)