DatasheetsPDF.com

74AUP2G07

DUAL BUFFERS

Description

NEW PRODUCT 74AUP2G07 DUAL BUFFERS WITH OPEN DRAIN OUTPUTS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G07 is composed of two buffers with open drain outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully speci...

Diodes

Download 74AUP2G07 Datasheet

Similar Datasheet

74AUP2G00 Low-power dual 2-input NAND gate - NXP
74AUP2G00 DUAL NAND GATE - Diodes
74AUP2G00 Low-power dual 2-input NAND gate - nexperia
74AUP2G00-Q100 Low-power dual 2-input NAND gate - nexperia
74AUP2G02 DUAL NOR GATE - Diodes
74AUP2G02 Low-power Dual 2-input NOR Gate - NXP
74AUP2G02 Low-power dual 2-input NOR gate - nexperia
74AUP2G04 Low-power dual inverter - NXP
74AUP2G04 DUAL INVERTERS - Diodes
74AUP2G04 Low-power dual inverter - nexperia

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)