AFE1230 ANALOG FRONT-END Datasheet

AFE1230 Datasheet, PDF, Equivalent


Part Number

AFE1230

Description

G.SHDSL ANALOG FRONT-END

Manufacture

Burr-Brown Corporation

Total Page 15 Pages
Datasheet
Download AFE1230 Datasheet


AFE1230
AFE1230
AFE1230
SBWS015A – AUGUST 2001
G.SHDSL ANALOG FRONT-END
FEATURES
q E1, T1, AND SUBRATE OPERATION
q COMPLIES WITH G.SHDSL AND HDSL2
q 16-BIT, DELTA-SIGMA CONVERTERS
q ON-CHIP DRIVER AND PGA
q PROGRAMMABLE tx AND rx FILTERS
q SERIAL DIGITAL INTERFACE
q 750mW POWER DISSIPATION AT E1
q +5V POWER (5V OR 3.3V DIGITAL)
q SSOP-28 PACKAGE
q –40°C TO +85°C TEMPERATURE RANGE
DESCRIPTION
Texas Instrument’s analog front-end chip, the AFE1230, is
designed to greatly reduce the size and cost of G.SHDSL
and HDSL2 application designs. It provides a transceiver as
the line interface between the Digital Signal Processor
(DSP) and the local loop. The AFE1230 is designed to
handle upstream and downstream data transmission over a
wide range of data rates from 64kbps to 2.5Mbps. Function-
ally, this unit consists of a transmitter and receiver section.
The transmitter section consists of a digital interpolation
filter, a 16-bit, delta-sigma Digital-to-Analog (D/A) con-
verter, a digitally programmable fifth-order or seventh-order
SC (Switched Capacitor) low-pass filter, and a differential
output line driver. The receiver section includes an input
Programmable Gain Amplifier (PGA), a 16-bit, delta-sigma
Analog-to-Digital (A/D) converter, and a programmable
decimation filter.
The AFE1230 receives a 16-bit data word plus an 8-bit control
byte via the serial interface to facilitate the D/A conversion
and control functions. The subsequent analog signal is sent to
the on-chip line driver that provides 14.5dBm power into a
135line for G.SHDSL operation. In addition, the on-chip
line driver can be used as an output buffer with an external line
driver, such as the OPA2677, to generate over 17dBm power
into a 135line for HDSL2 operation. With an appropriate
DSP, the transmitted Power Spectral Density (PSD) complies
with either the G.SHDSL standard or with the HDSL2 stan-
dard (via an OPA2677 used as an external driver).
In the receive path, the input amplifier sums the signals from
the line and hybrid path to perform first-order analog echo
cancellation. The resultant signal is then digitized by the rest
of the receive section into a 16-bit digital word that is sent to
the external DSP.
This IC operates on a single 5V supply, while the digital supply
can be from 3.3V to 5V. It is housed in a SSOP-28 package.
The typical power consumption is 750mW at E1 rates with
G.SHDSL (560mW for HDSL2 operation) and an operation
temperature range of –40°C to +85°C.
Digital
Interpolation
LPF
∆Σ 16-Bit
D/A Converter
Programmable
SC
LPF
Driver/
Buffer
txLINE
txLINE
MCLK
txBaud
txData
rxBaud
rxData
tx and rx
Digital
Interface
Registers
Programmable
Digital
LPF
∆Σ 16-Bit
A/D Converter
PGA
Input
Amplifier
hybINPUT
hybINPUT
rxINPUT
rxINPUT
AFE1230
Patents Pending
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
www.ti.com
Copyright © 2001, Texas Instruments Incorporated

AFE1230
ABSOLUTE MAXIMUM RATINGS
Analog Input: Current ................................................ ±100mA, Momentary
Analog Input: Current .................................................. ±10mA, Continuous
Analog Input: Voltage ................................... AGND –0.3V to AVDD +0.3V
Analog Outputs Short-Circuit to Ground (+25°C) ..................... Continuous
AVDD to AGND ...................................................................... –0.3V to +6V
DVDD to DGND ...................................................................... –0.3V to +6V
Digital Input Voltage to DGND .................................. –0.3V to DVDD +0.3V
Digital Output Voltage to DGND ............................... –0.3V to DVDD +0.3V
AGND, DGND Differential Voltage ..................................................... 0.3V
Junction Temperature (Tj) ............................................................... 150°C
Storage Temperature Range .......................................... –40°C to +125°C
Lead Temperature Range (soldering, 3s) ...................................... +260°C
Power Dissipation ........................................................................ 1000mW
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Texas Instru-
ments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and
installation procedures can cause damage.
ESD damage can range from subtle performance degradation to
complete device failure. Precision integrated circuits may be
more susceptible to damage because very small parametric
changes could cause the device not to meet its published
specifications.
PACKAGE/ORDERING INFORMATION
PRODUCT
AFE1230E
AFE1230E/1K
PACKAGE
SSOP-28
"
PACKAGE
DRAWING
NUMBER
324
"
PACKAGE
DESIGNATOR
DBQ
"
SPECIFIED
TEMPERATURE
RANGE
–40°C to +85°C
"
PACKAGE
MARKING
AFE1230E
"
ORDERING
NUMBER(1)
AFE1230E
AFE1230E/1K
TRANSPORT
MEDIA
Rail
Tape and Reel
NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces
of “AFE1230E/1K” will get a single 1000-piece Tape and Reel. The AFE1230E/1K can only be ordered in 1000-unit increments.
PIN CONFIGURATION
Top View
SSOP
DVDD
GNDD
1
2
txBaud 3
txData 4
MCLK 5
rxBaud 6
rxData 7
DVDD
GNDD
8
9
GNDA 10
HybP 11
HybM 12
LineP 13
LineM 14
AFE1230
28 GNDA
27 GNDA
26 txOutP
25 AVDD
24 txOutM
23 GNDA
22 AVDD
21 AVDD
20 AVDD
19 VREFM
18 VCM
17 VREFP
16 GNDA
15 GNDA
PIN DESCRIPTIONS
PIN NAME
TYPE
1 DVDD
2 GNDD
3 txBaud
4 txData
5 MCLK
6 rxBaud
7 rxData
8 DVDD
9 GNDD
10 GNDA
11 HybP
12 HybM
13 LineP
14 LineM
15 GNDA
16 GNDA
17 VREFP
18 VCM
19 VREFM
20 AVDD
21 AVDD
22 AVDD
23 GNDA
24 txOutM
25 AVDD
26 txOutP
27 GNDA
28 GNDA
Power
Ground
Input
Input
Input
Input
Output
Power
Ground
Ground
Input
Input
Input
Input
Ground
Ground
Output
Output
Output
Power
Power
Power
Ground
Output
Power
Output
Ground
Ground
DESCRIPTION
Digital Supply
Digital Ground
Transmit Baud Clock
Digital Input of Transmit Section
Master Clock 48x Clock
Recieve Baud Clock
Digital Output of Recieve Section
Digital Supply
Digital Ground
Analog Ground
Positive Hybrid Input
Negative Hybrid Input
Positive Line Input
Negative Line Input
Analog Ground—Recieve
Analog Ground—Reference
Positive Reference Voltage, rx/tx
Common-Mode Voltage, rx/tx
Negative Reference Input, rx/tx
Analog Supply—Reference
Analog Supply—Recieve
Analog Supply—Transmit
Analog Ground/Driver
Line Driver Output Negative
Analog Supply/Driver
Line Driver Output Positive
Analog Ground/Driver
Analog Ground Transmit
2 AFE1230
SBWS015A


Features AFE1230 AFE1230 SBWS015A – AUGUST 20 01 G.SHDSL ANALOG FRONT-END FEATURES q E1, T1, AND SUBRATE OPERATION q COMPLI ES WITH G.SHDSL AND HDSL2 q 16-BIT, DEL TA-SIGMA CONVERTERS q ON-CHIP DRIVER AN D PGA q PROGRAMMABLE tx AND rx FILTERS q SERIAL DIGITAL INTERFACE q 750mW POWE R DISSIPATION AT E1 q +5V POWER (5V OR 3.3V DIGITAL) q SSOP-28 PACKAGE q –40 °C TO +85°C TEMPERATURE RANGE DESCRIP TION Texas Instrument’s analog front- end chip, the AFE1230, is designed to g reatly reduce the size and cost of G.SH DSL and HDSL2 application designs. It p rovides a transceiver as the line inter face between the Digital Signal Process or (DSP) and the local loop. The AFE123 0 is designed to handle upstream and do wnstream data transmission over a wide range of data rates from 64kbps to 2.5M bps. Functionally, this unit consists o f a transmitter and receiver section. T he transmitter section consists of a di gital interpolation filter, a 16-bit, d elta-sigma Digital-to-Analog (D/A) converter, a digitally programmable .
Keywords AFE1230, datasheet, pdf, Burr-Brown Corporation, G.SHDSL, ANALOG, FRONT-END, FE1230, E1230, 1230, AFE123, AFE12, AFE1, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)