YGV630 Datasheet PDF | YAMAHA





YGV630 Datasheet PDF Download

Part Number YGV630
Description Advanced Video Display Processor 8
Manufacture YAMAHA
Total Page 30 Pages
PDF Download Download YGV630 Datasheet PDF

Features: CONFIDENTIAL YGV630 PRELIMINARY AVDP8 Ad vanced Video Display Processor 8 ■ Ov erview YGV630 (AVDP8) is an in-car imag e control device, which has video decod er function, video image correction fun ction, scaler function, multiscreen con trol function, etc., as well as the inh erited features as AVDP series high-per formance OSD (On Screen Display) contro ller. ■ Features □ CPU Interface 16 bits or 32 bits Data Bus width selecti on Byte-write operation with WR3-0_N pi n Supports data access in both big-endi an and little–endian formats Direct r endering to the entire video memory spa ce from CPU Prepares interrupt pin Cont rollable Bus Wait and Bus Ready signals □ Clock Built-in PLL for system cloc k generation Built-in PLL for dot clock generation □ Analog Video Input 12-c hannel analog video inputs Supports Com posite Video, S Video, Component Video input supports NTSC-M, NTSC-JAPAN, PAL- I,B,G,H,D,N, combination N Supports ana log RGB input (supports only progressive scan) Up to 4-line analog RGB conn.

Keywords: YGV630, datasheet, pdf, YAMAHA, Advanced, Video, Display, Processor, 8, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

YGV630 datasheet
CONFIDENTIAL
YGV630 PRELIMINARY
AVDP8
Advanced Video Display Processor 8
Overview
YGV630 (AVDP8) is an in-car image control device, which has video decoder function, video image
correction function, scaler function, multiscreen control function, etc., as well as the inherited features as
AVDP series high-performance OSD (On Screen Display) controller.
Features
CPU Interface
16 bits or 32 bits Data Bus width selection
Byte-write operation with WR3-0_N pin
Supports data access in both big-endian and little–endian formats
Direct rendering to the entire video memory space from CPU
Prepares interrupt pin
Controllable Bus Wait and Bus Ready signals
Clock
Built-in PLL for system clock generation
Built-in PLL for dot clock generation
Analog Video Input
12-channel analog video inputs
Supports Composite Video, S Video, Component Video input
supports NTSC-M, NTSC-JAPAN, PAL-I,B,G,H,D,N, combination N
Supports analog RGB input (supports only progressive scan)
Up to 4-line analog RGB connection
Digital Video Input
Supports ITU-R BT.656
Supports Digital RGB (6-bit each)
Supports both interlace scan and progressive scan
Dot clock of 75MHz or lower
Digital RGB (6-bit each) input up to 1 channel or ITU-R BT.656 input up to 2 channels
YGV630 CATALOG
CATALOG No.: LSI-4GV630A00
2006.5

YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet  
YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet   YGV630 datasheet  






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)