ASM5P2309A

ASM5P2305A, ASM5P2309A 3.3 V Zero Delay Buffer Description ASM5P2309A is a versatile, 3.3 V zero−delay buffer designed to distribute high−speed clocks. It accepts one reference input and drives out nine low−skew clocks. It is available in a 16−pin package. The ASM5P2305A is the eight−pin version of the ASM5P2309A. It accepts one reference input and drives out five low−skew clocks. The −1H version of the ASM5P230xA operates at up to 133 MHz frequencies, and has higher drive than the −1 devices. All parts have on−chip PLLs that lock to an input clock on the REF. The PLL feedback is on−chip and is obtained from the CLKOUT. ASM5P2309A has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes. Multiple ASM5P2309A and ASM5P2305A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700 pS. All outputs have less than 200 pS of cycle−to−cycle jitter. The input and output propagation delay is guaranteed to be less than ±350 pS, and the output to output skew is guaranteed to be less than 200 pS. The ASM5P2309A and the ASM5P2305A are available in two different configurations, as shown in the ordering information table. The ASM5P2305A−1 / ASM5P2309A−1 is the base part. The ASM5P2305A−1H / ASM5P2309A−1H is th...