Document
UNISONIC TECHNOLOGIES CO., LTD
USA555
LINEAR INTEGRATED CIRCUIT
PRECISION TIMERS
DESCRIPTION
The UTC USA555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network.
In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.
The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.
The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA. Operation is specified for supplies of 5V~15V.
FEATURES
* Astable or monostable operation * Low turn off time * Operates in both astable and monostable modes * Timing from microseconds to hours * Adjustable duty cycle * TTL-compatible output can sink or source up to 200mA
ORDERING INFORMATION
Ordering Number
Lead Free
Halogen Free
- USA555G-S08-R
USA555L-D08-T
USA555G-D08-T
Note: xx: Output Voltage, refer to Marking Information.
Package
SOP-8 DIP-8
SOP-8 DIP-8
Packing Tape Reel
Tube
www.unisonic.com.tw Copyright © 2014 Unisonic Technologies Co., Ltd
1 of 8
QW-R106-005.C
USA555
MARKING
SOP-8
LINEAR INTEGRATED CIRCUIT
DIP-8
PIN CONFIGURATION
GND 1 TRIG 2 OUT 3 RESET 4
8 VCC 7 DISCH 6 THRES 5 CONT
PIN DESCRIPTION
PIN NO. 1 2 3 4 5 6 7 8
PIN NAME GND TRIG OUT
RESET CONT THRES DISCH
VCC
Ground Trigger signal Output terminal Reset terminal Control voltage Threshold Discharge Power supply
DESCRIPTION
FUNCTION TABLE
RESET
TRIGGER VOLTAGE (Note)
Low Irrelevant
High
< 1/3 VCC
High High
> 1/3 VCC > 1/3 VCC
Note: Voltage levels shown are nominal.
THRESHOLD VOLTAGE (Note)
Irrelevant Irrelevant > 2/3 VCC < 2/3 VCC
OUTPUT
DISCHARGE SWITCH
Low On
High
Off
Low On
As previously established
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
2 of 8
QW-R106-005.C
USA555
BLOCK DIAGRAM
LINEAR INTEGRATED CIRCUIT
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
3 of 8
QW-R106-005.C
USA555
LINEAR INTEGRATED CIRCUIT
ABSOLUTE MAXIMUM RATING (over operating free-air temperature range, unless otherwise noted)
PARAMETER
SYMBOL
RATINGS
UNIT
Supply Voltage (Note 2)
VCC 18 V
Input Voltage
CONT, RESET, THRES, TRIG
VI
VCC
V
Output Current
IO
±225
mA
Operating Virtual Junction Temperature
TJ
150 °C
Storage Temperature
TSTG
-65~150
°C
Note: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
2. All voltage values are with respect to GND.
RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless
otherwise noted)
PARAMETER Supply Voltage Input Voltage Output Current Operating Free-Air Temperature
THERMAL DATA
SYMBOL VCC VI IO TA
RATINGS 4.5~16 VCC ±200 -40~85
UNIT V V mA °C
PARAMETER
SYMBOL
RATINGS
UNIT
Package Thermal Impedance (Note 1, 2)
SOP-8 DIP-8
θJA
97 °C/W 85 °C/W
Notes: 1. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD=(TJ(max)-TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
ELECTRICAL CHARACTERISTICS (VCC=5V~15V, TA=25°C, unless otherwise noted)
PARAMETER THRES Voltage Level THRES Current (Note) TRIG Voltage Level TRIG Current RESET Voltage Level RESET Current DISCH Switch Off-State Current CONT Voltage (Open Circuit)
Low-Level Output Voltage
High-Level Output Voltage
SYMBOL VTH ITH VTRIG ITRIG
VRESET IRESET IDISCH VCONT
VOL
VOH
TEST CONDITIONS VCC=15V VCC=5V
VCC=15V VCC=5V TRIG at 0V
RESET at VCC RESET at 0V
VCC=15V VCC=5V VCC=15V, IOL=10mA VCC=15V, IOL=50mA VCC=15V, IOL=100mA VCC=15V, IOL=200mA VCC=5V, IOL=5mA VCC=5V, IOL=8mA VCC=15V, IOL=-100mA VCC=15V, IOL=-200mA VCC=5V, IOL=-100mA
MIN TYP MAX UNIT
8.8 10 11.2 V
2.4 3.3 4.2
V
30 250 nA
4.5 5 5.6 V
1.1 1.67 2.2
V
0.5 2 µA
0.3 0.7
1
V
0.1 0.4 mA
-0.4 -1.5 mA
20 100 nA
9 10 11 V
2.6 3.3
4
V
0.1 0.25
V
0.4 0.75
V
2 2.5 V
2.5 V
0.1 0.35
V
0.15 0.4
V
12.75 13.3
V
12.5 V
2.75 3.