DatasheetsPDF.com

SI53302

Silicon Laboratories

1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

Si53302 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX Features  10 differential or 20 LVCMOS ...


Silicon Laboratories

SI53302

File Download Download SI53302 Datasheet


Description
Si53302 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX Features  10 differential or 20 LVCMOS outputs Independent VDD and VDDO:  Ultra-low additive jitter: 45 fs rms 1.8/2.5/3.3 V  Wide frequency range: 1 to 725 MHz  1.2/1.5 V LVCMOS output support  Any-format input with pin selectable  Excellent power supply noise output formats: LVPECL, Low Power rejection (PSRR) LVPECL, LVDS, CML, HCSL, LVCMOS  Selectable LVCMOS drive strength to tailor jitter and EMI performance  2:1 clock input mux  Glitchless input clock switching  Loss of signal (LOS) monitors for loss of input clock  Synchronous output enable  Small size: 44-QFN (7 mm x 7 mm)  Output clock division: /1, /2, /4  RoHS compliant, Pb-free  Industrial temperature range: –40 to +85 °C Ordering Information: See page 29. Applications  High-speed clock distribution  Ethernet switch/router  Optical Transport Network (OTN)  SONET/SDH  PCI Express Gen 1/2/3  Storage  Telecom  Industrial  Servers  Backplane clock distribution Description The Si53302 is an ultra low jitter ten output differential buffer with pin-selectable output clock signal format and divider selection. The Si53302 features a 2:1 mux with glitchless switching, making it ideal for redundant clocking applications. The Si53302 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from 1 to 725 MHz with guaranteed low additive jitter, low skew, and low propagation delay variabilit...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)