DatasheetsPDF.com

SI53304

Silicon Laboratories

1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

Si53304 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE Features  6 differenti...


Silicon Laboratories

SI53304

File Download Download SI53304 Datasheet


Description
Si53304 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE Features  6 differential or 12 LVCMOS outputs  Independent VDD and VDDO:  Ultra-low additive jitter: 45 fs rms 1.8/2.5/3.3 V  Wide frequency range: 1 to 725 MHz  1.2/1.5 V LVCMOS output support  Any-format input with pin selectable  Excellent power supply noise output formats: LVPECL, Low Power rejection (PSRR) LVPECL, LVDS, CML, HCSL,  Selectable LVCMOS drive strength to LVCMOS tailor jitter and EMI performance  2:1 mux with hot-swappable inputs  Small size: 32-QFN (5x5 mm)  Glitchless input clock switching  RoHS compliant, Pb-free  Synchronous output enable  Industrial temperature range:  Individual output enable –40 to +85 °C Applications  High-speed clock distribution  Ethernet switch/router  Optical Transport Network (OTN)  SONET/SDH  PCI Express Gen 1/2/3  Storage  Telecom  Industrial  Servers  Backplane clock distribution Description The Si53304 is an ultra low jitter six output differential buffer with pin-selectable output clock signal format and individual OE. The Si53304 features a 2:1 mux with glitchless switching, making it ideal for redundant clocking applications. The Si53304 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from 1 to 725 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53304 features minimal cross-talk and provides superior supply noise...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)