DatasheetsPDF.com

HD74HC620

Renesas

Octal Bus Transceivers

HD74HC620, HD74HC623 Octal Bus Transceivers (with inverted 3-state outputs) Octal Bus Transceivers (with 3-state outputs...


Renesas

HD74HC620

File Download Download HD74HC620 Datasheet


Description
HD74HC620, HD74HC623 Octal Bus Transceivers (with inverted 3-state outputs) Octal Bus Transceivers (with 3-state outputs) REJ03D0636-0200 (Previous ADE-205-516) Rev.2.00 Mar 30, 2006 Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the HD74HC623 or complementary for the HD74HC620. Features High Speed Operation: tpd (Bus to Bus) = 12 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads (QA to QH outputs) Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Ordering Information Part Name Package Type Package Code (Previous Code) Pack...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)