| No. | Part # | Manufacturer | Description | Datasheet |
|---|---|---|---|---|
|
|
|
STMicroelectronics |
Four UA741 quad bipolar operational amplifiers include input offset current and input bias current which are much less than those of a standard UA741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize |
|
|
|
|
Unicorn Microelectronics |
Multi-Instrument Melody Generator |
|
|
|
|
STMicroelectronics |
4-Kbit Serial Presence Detect (SPD) EEPROM compatible • 512-byte Serial Presence Detect EEPROM compatible with JEDEC EE1004 specification • Compatible with SMBus serial interface: – up to 1 MHz transfer rate • EEPROM memory array: – 4 Kbits organized as two pages of 256 bytes each – Each page is compose |
|
|
|
|
ST Microelectronics |
PCM CONFERENCE CALL AND TONE GENERATION CIRCUIT RATIONS 5V POWER SUPPLY TTL COMPATIBLE INPUT LEVELS, CMOS/TTL COMPATIBLE OUTPUT LEVELS MAIN INSTRUCTIONS CONTROLLED BY MICROPROCESSOR INTERFACE: – Channel connection to a conference – Channel attenuation or gain – Channel disconnection from both conf |
|
|
|
|
ST Microelectronics |
PCM CONFERENCE CALL AND TONE GENERATION CIRCUIT RATIONS 5V POWER SUPPLY TTL COMPATIBLE INPUT LEVELS, CMOS/TTL COMPATIBLE OUTPUT LEVELS MAIN INSTRUCTIONS CONTROLLED BY MICROPROCESSOR INTERFACE: – Channel connection to a conference – Channel attenuation or gain – Channel disconnection from both conf |
|
|
|
|
ST Microelectronics |
CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY SCRIPTION I/O POWER I I ADDRESS I I AX0-AX3 AY0-AY2 4, 5, 22, 23 2, 24, 25 X Address Lines. These 4 pins are used to select one of the 12 rows of switches. Refer to the truth table for legal address. Y Address Lines. These 3 pins are used to select o |
|
|
|
|
ST Microelectronics |
Smartcard MCU With 34 Kbytes High Density EEPROM ENHANCED 8 BIT CPU WITH EXTENDED ADDRESSING MODES I 126 KBYTES USER ROM WITH PARTITIONING I 4 KBYTES USER RAM WITH PARTITIONING I 34 KBYTES USER EEPROM WITH PARTITIONING including 128 BYTES USER and ST OTP AREA: – Highly reliable CMOS EEPROM submicro |
|
|
|
|
STMicroelectronics |
2 Kbit Serial IC Bus EEPROM Serial Presence Detect SUMMARY ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Software Data Protection for lower 128 bytes Two Wire I2C Serial Interface 100kHz Transfer Rates 1.7 to 3.6V Single Supply Voltage: BYTE and PAGE WRITE (up to 16 bytes) RANDOM and SEQUENTIAL READ Modes Self-Timed Progra |
|
|
|
|
STMicroelectronics |
ASSP • Active power accuracy: – < 0.1% error over 5000 : 1 dynamic range – < 0.5% error over 10000 : 1 dynamic range • Exceeds 50-60 Hz EN 50470-x, IEC 62053-2x, ANSI12.2x standard requirements for AC watt meters • Reactive power accuracy: – < 0.1% |
|
|
|
|
STMicroelectronics |
QUAD BIPOLAR OPERATIONAL AMPLIFIER out is the same as the rod LM324 and LM348. P PROGRAMMING EQUATIONS : te Total supply current = 1mA (Iset = 10µA) le Gain bandwith product = 1MHz (Iset = 10µA) o Slew rate = 0.5V/µs (Iset = 10µΑ) s Input bias current ≈30nA (Iset = 10µΑ) Ob Iset = cur |
|
|
|
|
ST Microelectronics |
256 x 256 DIGITAL SWITCHING MATRIX CHANNEL/DISCONNECTION TRANSFER TO THE MICROPROCESSOR OF A SINGLE PCM OUTPUT CHANNEL SAMPLE TRANSFER TO THE MICROPROCESSOR OF A SINGLE OUTPUT CHANNEL CONTROL WORD TRANSFER TO THE MICROPROCESSOR OF A SELECTED 0 CHANNEL PCM INPUT DATA ABSOLUTE MAXIMUM |
|
|
|
|
ST Microelectronics |
256 x 256 DIGITAL SWITCHING MATRIX CHANNEL/DISCONNECTION TRANSFER TO THE MICROPROCESSOR OF A SINGLE PCM OUTPUT CHANNEL SAMPLE TRANSFER TO THE MICROPROCESSOR OF A SINGLE OUTPUT CHANNEL CONTROL WORD TRANSFER TO THE MICROPROCESSOR OF A SELECTED 0 CHANNEL PCM INPUT DATA ABSOLUTE MAXIMUM |
|
|
|
|
ST Microelectronics |
256 x 256 DIGITAL SWITCHING MATRIX CHANNEL/DISCONNECTION TRANSFER TO THE MICROPROCESSOR OF A SINGLE PCM OUTPUT CHANNEL SAMPLE TRANSFER TO THE MICROPROCESSOR OF A SINGLE OUTPUT CHANNEL CONTROL WORD TRANSFER TO THE MICROPROCESSOR OF A SELECTED 0 CHANNEL PCM INPUT DATA ABSOLUTE MAXIMUM |
|
|
|
|
ST Microelectronics |
CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY SCRIPTION I/O POWER I I ADDRESS I I AX0-AX3 AY0-AY2 4, 5, 22, 23 2, 24, 25 X Address Lines. These 4 pins are used to select one of the 12 rows of switches. Refer to the truth table for legal address. Y Address Lines. These 3 pins are used to select o |
|
|
|
|
ST Microelectronics |
2 Kbit Serial SMBus EEPROM for ACR Card Configuration ve in the ACR Serial Bus protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition 8 1 TSSOP8 (DW) 169 mil width Figure 1. L |
|
|
|
|
ST Microelectronics |
2 Kbit Serial SMBus EEPROM for ACR Card Configuration ve in the ACR Serial Bus protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition 8 1 TSSOP8 (DW) 169 mil width Figure 1. L |
|
|
|
|
ST Microelectronics |
2 Kbit Serial SMBus EEPROM for ACR Card Configuration ve in the ACR Serial Bus protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition 8 1 TSSOP8 (DW) 169 mil width Figure 1. L |
|
|
|
|
ST Microelectronics |
2 Kbit Serial SMBus EEPROM for ACR Card Configuration ve in the ACR Serial Bus protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition 8 1 TSSOP8 (DW) 169 mil width Figure 1. L |
|
|
|
|
ST Microelectronics |
2 Kbit Serial SMBus EEPROM for ACR Card Configuration ve in the ACR Serial Bus protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition 8 1 TSSOP8 (DW) 169 mil width Figure 1. L |
|
|
|
|
ST Microelectronics |
3 x 128 bit Serial IC Bus EEPROM For ee-Tags configured to give the functional equivalence of a non-erasable memory. That is, it is initialized to all 1s (FFh), and the user is able to reset any number of those 1s to 0; but there is no mechanism for the user to set a 0 back to a 1. The M34C00 i |
|