| Part Number | GS7111 |
| Manufacturer | GStek |
| Title | Low Noise 300mA LDO Regulator |
| Description | The GS7111 is a CMOS linear regulator. It is featuring ultra-high power supply rejection ratio, low output voltage noise, low dropout voltage, low... |
| Features |
Low Supply Current ~ 38uA (Typ.) Low Shutdown Current ~0.1uA (Typ.) Output Current ~300mA High Power Supply Rejection Ratio ~78dB@1KHz 1.7~6.5V Operation ±0.6% Initial Voltage Accuracy Low Temperature Drift Coefficient ~50ppm Line Regulation ~0.02%/V(Typ.) Low ESR Capacitor ~1.0uF ... |
| File Size | 1.11MB |
| Datasheet |
|
GS71108AJ : The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits. Static design eliminates the need for external clocks or timing strobes. The GS operates on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71108A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 300 mil and 400 mil SOJ.
GS71108ASJ : The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits. Static design eliminates the need for external clocks or timing strobes. The GS operates on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71108A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 300 mil and 400 mil SOJ.
GS71108ATP : The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits. Static design eliminates the need for external clocks or timing strobes. The GS operates on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71108A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 300 mil and 400 mil SOJ and 400 mil TSOP Type-II packages. Packages J, TP, and SJ Fine Pitch BGA 128K x 8-Bump Configuration 1 A NC DQ1 DQ2 VSS VDD DQ3 DQ4 NC 2 OE NC NC NC NC NC NC A10 3 A2 A1 A0 NC NC A14 A15 A16 4 A6 A5 A4 A3 NC A11 A12 A13 5 A7 CE NC NC NC DQ5 WE A9 6 NC DQ8 DQ7 VDD VSS DQ6 A8 NC Pin Descriptions Symbol A0–A16 DQ1–DQ8 CE WE OE VDD VSS NC Descr.
GS71108ATP : The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits. Static design eliminates the need for external clocks or timing strobes. The GS operates on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71108A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 300 mil and 400 mil SOJ.
GS71108AU : The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits. Static design eliminates the need for external clocks or timing strobes. The GS 71108 operates on a single 3.3 V power supply and all inputs and outputs are TTL-compatible. The GS71108A is available in the 6 mm x 8 mm Fine Pitch BGA package. Fine Pitch BGA 128K x 8-Bump Configuration 123456 A NC OE A2 A6 A7 NC B DQ1 NC A1 A5 CE DQ8 C DQ2 NC A0 A4 NC DQ7 D VSS NC NC .
GS71116AGP : .
GS71116AJ : The GS71116A is a high speed CMOS static RAM organized as 65,536-words by 16-bits. Static design eliminates the need for external clocks or timing strobes. Operating on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71116A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 400 mil SOJ and 400 mil TSOP Type-II packages. Pin Descriptions Symbol A0–A15 DQ1–DQ16 CE LB UB WE OE VDD VSS NC w w w .D t a S a e h t e DQ5 DQ6 DQ7 DQ8 WE A15 A14 A13 A12 NC U 4 .c SOJ Top view m o 27 26 25 24 23 44-pin 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 A5 A6 A7 OE UB LB DQ16 DQ15 DQ14 DQ13 VSS VDD DQ12 DQ11 DQ10 DQ9 NC A8 A9 A10 A11 NC P.
GS71116ATP : The GS71116A is a high speed CMOS static RAM organized as 65,536-words by 16-bits. Static design eliminates the need for external clocks or timing strobes. Operating on a single 3.3 V power supply and all inputs and outputs are TTLcompatible. The GS71116A is available in a 6 mm x 8 mm Fine Pitch BGA package, as well as in 400 mil SOJ and 400 mil TSOP Type-II packages. Pin Descriptions Symbol A0–A15 DQ1–DQ16 CE LB UB WE OE VDD VSS NC w w w .D t a S a e h t e DQ5 DQ6 DQ7 DQ8 WE A15 A14 A13 A12 NC U 4 .c SOJ Top view m o 27 26 25 24 23 44-pin 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 A5 A6 A7 OE UB LB DQ16 DQ15 DQ14 DQ13 VSS VDD DQ12 DQ11 DQ10 DQ9 NC A8 A9 A10 A11 NC P.
GS71116TJ : The GS71116 is a high speed CMOS static RAM organized as 65,536-words by 16-bits. Static design eliminates the need for external clocks or timing strobes. Operating on a single 3.3V power supply and all inputs and outputs are TTL compatible. The GS71116 is available in a 6x8 mm Fine Pitch BGA package as well as in 400 mil SOJ and 400 mil TSOP Type-II packages. Pin Descriptions Symbol A0 to A15 DQ1 to DQ16 CE LB UB WE OE VDD VSS NC Description Data input/output Chip enable input w w w Lower byte enable input (DQ1 to DQ8) Upper byte enable input (DQ9 to DQ16) Write enable input Output enable input +3.3V power supply Ground No connect .D Address input t a S a e h t e A B C D E F G.
GS71116TP : The GS71116 is a high speed CMOS static RAM organized as 65,536-words by 16-bits. Static design eliminates the need for external clocks or timing strobes. Operating on a single 3.3V power supply and all inputs and outputs are TTL compatible. The GS71116 is available in a 6x8 mm Fine Pitch BGA package as well as in 400 mil SOJ and 400 mil TSOP Type-II packages. Pin Descriptions Symbol A0 to A15 DQ1 to DQ16 CE LB UB WE OE VDD VSS NC Description Data input/output Chip enable input w w w Lower byte enable input (DQ1 to DQ8) Upper byte enable input (DQ9 to DQ16) Write enable input Output enable input +3.3V power supply Ground No connect .D Address input t a S a e h t e A B C D E F G.
GS71116TU : The GS71116 is a high speed CMOS static RAM organized as 65,536-words by 16-bits. Static design eliminates the need for external clocks or timing strobes. Operating on a single 3.3V power supply and all inputs and outputs are TTL compatible. The GS71116 is available in a 6x8 mm Fine Pitch BGA package as well as in 400 mil SOJ and 400 mil TSOP Type-II packages. Pin Descriptions Symbol A0 to A15 DQ1 to DQ16 CE LB UB WE OE VDD VSS NC Description Data input/output Chip enable input w w w Lower byte enable input (DQ1 to DQ8) Upper byte enable input (DQ9 to DQ16) Write enable input Output enable input +3.3V power supply Ground No connect .D Address input t a S a e h t e A B C D E F G.
GS7116 : The GS7116 is a high performance regulator which can deliver up to 500mA of continuous output current with a typical dropout voltage of only 200mV using internal p-channel MOSFETs. The GS7116 allows the use of low-ESR ceramic capacitor as low as 4.7uF. Moreover the IC provides good performance on both line transient response and load transient response. The GS7116 provides foldback over current lim.
GS7117 : The GS7117 is a CMOS linear regulator. It is featuring ultra-high power supply rejection ratio, low output voltage noise, low dropout voltage, low quiescent current and fast transient response. It guarantees delivery of 300mA output current, and supports preset 1.0V, 1.05V, 1.1V, 1.2V, 1.3V, 1.5V, 1.7V, 1.8V, 2.8V output voltage versions. Based on its low quiescent .
GS7118 : The GS7118 is a three terminal voltage regulator works in a wide operation range from 3.8V to 24V with a ~ 4uA (typical case) quiescent current. GS7118 includes essential features for the applications of portable devices with high voltage batteries, especially for supplying the always-on, keep-alive power circuitries. Applications Portable/battery powered equipments Electronic sensors Microcontroller power Real time clock backup power Typical Application VIN CIN=1µ F IN OUT GS7118 GND VO CO=1µ F Figure.
GS7119 : The GS7119 is a CMOS linear regulator. It is featuring ultra-high power supply rejection ratio, low output voltage noise, low dropout voltage, low quiescent current and fast transient response. It guarantees delivery of 300mA output current, and supports preset 1.2V, 1.3V, 1.5V, 1.7V, 1.8V, 1.85V, 1.9V, 2.0V, 2.3V, 2.5V, 2.6V, 2.7V, 2.8V, 2.85V, 2.9.