MC14414

MC1441 : .

MC14410 : .

MC144105 : w w w .d e e h s a t a . u t4 m o c www.DataSheet4U.com .

MC14411 : Washington University EE Document Service 5/19/97 Page 1 Washington University EE Document Service 5/19/97 Page 2 Washington University EE Document Service 5/19/97 Page 3 .

MC144110 : . . . . . . . . . . . . . . . . . . . . . . . 8 5 Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2005. All rights reserved. Introduction Rn Qn VDD Q1 OUT R1 OUT OUT OUT 2R RR RRR 2R 2R 2R 2R 2R 2R HEX BUFFER (INVERTING) ENB C HEX LATCH CLK C* DQ C 6-BIT SHIFT REGISTER Din D Dout *Transparent Latch Figure 1. Block Diagram MC144110 Technical Data, Rev. 2 2 Freescale Semiconductor Introduction MC144110P Din 1 Q1 Out 2 R1 Out 3 Q2 Out 4 R2 Out 5 Q3 Out 6 R3 Out 7 ENB 8 VSS 9 18 VDD.

MC144111 : . . . . . . . . . . . . . . . . . . . . . . . 8 5 Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2005. All rights reserved. Introduction Rn Qn VDD Q1 OUT R1 OUT OUT OUT 2R RR RRR 2R 2R 2R 2R 2R 2R HEX BUFFER (INVERTING) ENB C HEX LATCH CLK C* DQ C 6-BIT SHIFT REGISTER Din D Dout *Transparent Latch Figure 1. Block Diagram MC144110 Technical Data, Rev. 2 2 Freescale Semiconductor Introduction MC144110P Din 1 Q1 Out 2 R1 Out 3 Q2 Out 4 R2 Out 5 Q3 Out 6 R3 Out 7 ENB 8 VSS 9 18 VDD.

MC144112 : INPUTS Din Data Input Four 6–bit words are entered serially, MSB first, into the digital data input, Din. The last 6–bit word shifted in determines the output level of pin R1 Out. The next–to–last 6–bit word affects pin R2 Out, etc. ENB Negative Logic Enable The ENB pin must be low (active) during the serial load. On the low–to–high transition of ENB, data contained in the shift register is loaded into the latch. CLK Shift Register Clock Data is shifted into the register on the high–to–low transition of CLK. CLK is fed into the D–input of a transparent latch, which is used for inhibiting the clocking of the shift register when ENB is high. The MC144112 usually uses 24 CLK cycles. See Table .

MC14412 : .

MC14413 : ( DataSheet : www.DataSheet4U.com ) www.DataSheet4U.com www.DataSheet4U.com .

MC144143 : www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com .

MC144144 : section. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. et4U.com ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ ÁÁÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁ ÁÁÁ ÁÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ .

MC14415 : MOTOROLA SEMICONDUCTOR TECHNICAL DATA Quad Precision Timer/Driver MC14415 quad timer/driver is constructed with complementary MOS enhancement mode devices. The output pulse width of each digital timer is a function of the input clock frequency. Once the proper input sequence is detected the output buffer is set (turned on), and after 100 clock pulses are counted, the output buffer is reset (turned off). The MC14415 was designed specifically for application in high speed line printers to provide the critical timing of the hammer drivers, but may be used in many applications requiring precision pulse widths. • Four Precision Digital Time Delays • Schmitt Trigger Clock Conditioning • NPN B.

MC14419 : MCl~19 2-OF-8 KEYPAD-TO-BINARY ENCODER The MC14419 is designed for phone dialer system applications, but finds many applications as a keypad-to-binary encoder. The device con- tains a 2-of-8 to binary encoder, a strobe generator, and an illegal state detector. The encoder has four row inputs and four column inputs, and is designed to accept inputs from 16 keyswitches arranged in a 4x 4 matrix. For an output on the four data lines, one and only one row along with one and only one column input line must be activated. All other combinations are suppressed by the illegal state detector to eliminate false data output. The strobe generator produces a strobe pulse when any of the 10 key.

MC1441F : .

MC1441L : .

MC1441P : .