 JEDEC DDR2 Compliant - Double-data rate on DQs, DQS, DM bus - 4n Prefetch Architecture  Throughput of valid Commands - Posted CAS and Additive Latency (AL)  Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termin...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)