DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register August 1986 Revised March 2000 DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input.
All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design.
The load mode is established by the shift/load input.
When HIGH, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse.
When LOW, the parallel (broadside) data inputs are enabled and synchronous l...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)