IS43LR32800G, IS46LR32800G 2M x 32Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR32800G is 268,435,456 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 2,097,152 words x 32 bits.
This product uses a double-data-rate architecture to achieve high-speed operation.
The Data Input/ Output signals are transmitted on a 32-bit bus.
The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.
This product offers fully synchronous operations referenced to both rising and falling edges of the clock.
The data paths are internally pipelined and 2n-bits prefetched to ac...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)