GS81314LD19/37GK-933/800 260-Pin BGA Com & Ind Temp HSTL I/O 144Mb SigmaQuad-IVe™ Burst of 4 Single-Bank ECCRAM™ Up to 933 MHz 1.
2V ~ 1.
3V VDD 1.
2V ~ 1.
3V VDDQ Features • 4Mb x 36 and 8Mb x 18 organizations available • Organized as a single logical memory bank • 933 MHz maximum operating frequency • 933 MT/s peak transaction rate (in millions per second) • 134 Gb/s peak data bandwidth (in x36 devices) • Separate I/O DDR Data Buses • Non-multiplexed SDR Address Bus • One operation - Read or Write - per clock cycle • No address/bank restrictions on Read and Write ops • Burst of 4 Read and Write operations • 5 cycle Read Latency • On-chip ECC with virtually zero SER • Loopback signal timing...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)