Part Number
|
74LVC1G175-Q100 |
Manufacturer
|
NXP |
Description
|
Single D-type flip-flop |
Published
|
Oct 15, 2016 |
Detailed Description
|
74LVC1G175-Q100
Single D-type flip-flop with reset; positive-edge trigger
Rev. 1 — 15 November 2013
Product data shee...
|
Datasheet
|
74LVC1G175-Q100
|
Overview
74LVC1G175-Q100
Single D-type flip-flop with reset; positive-edge trigger
Rev.
1 — 15 November 2013
Product data sheet
1.
General description
The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.
The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
The inputs can be driven from either 3.
3 ...
Similar Datasheet