Part Number
|
AS5SP512K18 |
Manufacturer
|
Micross |
Description
|
Synchronous SRAM |
Published
|
Jan 8, 2017 |
Detailed Description
|
Plastic Encapsulated Microcircuit
9Mb, 512K x 18, Synchronous SRAM
Pipeline Burst, Single Cycle Deselect
FEATURES
Syn...
|
Datasheet
|
AS5SP512K18
|
Overview
Plastic Encapsulated Microcircuit
9Mb, 512K x 18, Synchronous SRAM
Pipeline Burst, Single Cycle Deselect
FEATURES
Synchronous Operation in relation to the input Clock 2 Stage Registers resulting in Pipeline operation On chip address counter for Burst operations Self-Timed Write Cycles On-Chip Address and Control Registers Byte Write support Global Write support On-Chip low power mode [powerdown] via ZZ pin Interleaved or Linear Burst support via Mode pin Three Chip Enables for ease of depth expansion
without Data Contention.
Two Cycle load, Single Cycle Deselect Asynchronous Output Enable (OE\) Three Pin Burst Control (ADSP\, ADSC\, ADV\) 3.
3V Core P...
Similar Datasheet