Part Number
|
EDD1232AABH |
Manufacturer
|
Elpida Memory |
Description
|
128M bits DDR SDRAM |
Published
|
Feb 6, 2017 |
Detailed Description
|
DATA SHEET
128M bits DDR SDRAM
EDD1232AABH (4M words × 32 bits)
Description
The EDD1232AABH is a 128M bits DDR SDRAM ...
|
Datasheet
|
EDD1232AABH
|
Overview
DATA SHEET
128M bits DDR SDRAM
EDD1232AABH (4M words × 32 bits)
Description
The EDD1232AABH is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks.
Read and write operations are performed at the cross points of the CK and the /CK.
This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture.
Data strobe (DQS) both for read and write are available for high speed and reliable data bus design.
By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable.
It is packaged in 144-ball FBGA package.
Features
• Power supply: VDDQ = 2.
5V ± 0.
2V : VDD = 2.
5V ± 0.
2V
• Data rate: 333Mbps/266Mbps (max.
) • Double Data ...
Similar Datasheet