Part Number
|
CY7C1372KV25 |
Manufacturer
|
Cypress Semiconductor |
Description
|
18-Mbit (512K x 36/1M x 18) Pipelined SRAM |
Published
|
Mar 13, 2017 |
Detailed Description
|
CY7C1370KV25 CY7C1372KV25
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture
18-Mbit (512K × 36/1M × 18...
|
Datasheet
|
CY7C1372KV25
|
Overview
CY7C1370KV25 CY7C1372KV25
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture
Features
■ Pin-compatible and functionally equivalent to ZBT™ ■ Supports 200-MHz bus operations with zero wait states
❐ Available speed grades are 200 and 167 MHz ■ Internally self-timed output buffer control to eliminate the need
to use asynchronous OE ■ Fully registered (inputs and outputs) for pipelined operation ■ Byte write capability ■ Single 2.
5 V core power supply (VDD) ■ 2.
5 V I/O power supply (VDDQ) ■ Fast clock-to-output times
❐ 3.
2 ns (for 200-MHz device) ■ Clock enable (CEN) pin to suspend operation ■ Synchronous self-ti...
Similar Datasheet