CY7C1441AV33 36-Mbit (1 M × 36) Flow-Through SRAM 36-Mbit (1 M × 36) Flow-Through SRAM Features ■ Supports 133-MHz bus operations ■ 1 M × 36 common I/O ■ 3.
3 V core power supply ■ 2.
5 V or 3.
3 V I/O power supply ■ Fast clock-to-output times ❐ 6.
5 ns (133-MHz version) ■ Provide high-performance 2-1-1-1 access rate ■ User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences ■ Separate processor and controller address strobes ■ Synchronous self-timed write ■ Asynchronous output enable ■ CY7C1441AV33 available in JEDEC-standard Pb-free 100-pin TQFP package, Pb-free 165-ball FBGA package.
■ IEEE 1149.
1 JTAG-Compatible Boundary Scan ■ “ZZ” Sleep Mode option S...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)