September 2004 AS7C256A ® 5V 32K X 8 CMOS SRAM (Common I/O) Features • Pin compatible with AS7C256 • Industrial and commercial temperature options • Organization: 32,768 words × 8 bits • High speed - 10/12/15/20 ns address access time - 5, 6, 7, 8 ns output enable access time • Very low power consumption: ACTIVE - 412.
5 mW max @ 10 ns • Very low power consumption: STANDBY - 11 mW max CMOS I/O • Easy memory expansion with CE and OE inputs • TTL-compatible, three-state I/O • 28-pin JEDEC standard packages - 300 mil SOJ - 8 × 13.
4 mm TSOP 1 • ESD protection ≥ 2000 volts • Latch-up current ≥ 200 mA • 2.
0V Data retention Row decoder Sense amp AS7C256A Logic block diagram VCC GND A0 A1 A2 A...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)