Part Number
|
HD74CDC2509B |
Manufacturer
|
Renesas |
Description
|
3.3-V Phase-lock Loop Clock Driver |
Published
|
Dec 4, 2017 |
Detailed Description
|
HD74CDC2509B
3.3-V Phase-lock Loop Clock Driver
REJ03D0825-0900 (Previous: ADE-205-218G)
Rev.9.00 Apr 07, 2006
Descript...
|
Datasheet
|
HD74CDC2509B
|
Overview
HD74CDC2509B
3.
3-V Phase-lock Loop Clock Driver
REJ03D0825-0900 (Previous: ADE-205-218G)
Rev.
9.
00 Apr 07, 2006
Description
The HD74CDC2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver.
It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs.
The HD74CDC2509B operates at 3.
3 V VCC and is designed to drive up to five clock loads per output.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input clock.
Output signal duty cycles are adjusted to 50 percent independent of ...
Similar Datasheet