&9'' ® Description CVDD is the resistive tie-up to the core VDD bus for all cell inputs. Equivalent Gates ................... 1.0 HDL Syntax Verilog .................... CVDD inst_name (Q); VHDL...................... inst_name: CVDD port map (Q); $...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)