&966 $0,+*  PLFURQ &026 *DWH $UUD\ Description CVSS is the resistive tie-down to the core VSS bus for all cell inputs. Equivalent Gates ................... 1.0 HDL Syntax Verilog .................... CVSS inst_name (Q); VHDL.........................

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)