Part Number
|
DF114 |
Manufacturer
|
AMI |
Description
|
CMOS Gate Array |
Published
|
Mar 12, 2018 |
Detailed Description
|
Core Logic
')[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
DF11x is a family of static, master-slave D flip-fl...
|
Datasheet
|
DF114
|
Overview
Core Logic
')[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
DF11x is a family of static, master-slave D flip-flops.
RESET is asynchronous and active low.
Outputs are buffered and change state on the rising edge of the clock.
Logic Symbol
Truth Table
DF11x DQ C
RQ
RN D C Q QN L XX LH HL ↑ LH HH ↑H L H X L NC NC
NC = No Change
HDL Syntax Verilog.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
DF11x inst_name (Q, QN, C, D, RN); VHDL.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
inst_DF11x : DF11x port map (Q, QN, C, D, RN);
Pin Loading
Pin Name
D C RN
DF111 1.
0 1.
0 1.
0
Equivalent Loads
DF112
DF114
1.
0 1.
0
1.
0 1.
0
1.
0 1.
0
DF116 1.
0 1.
0 1.
0
Size And Power Characteristics
Power Characteristicsa
Cell Equivalent Gates
Static ...
Similar Datasheet