Part Number
|
ODTXXX08 |
Manufacturer
|
AMI |
Description
|
CMOS Gate Array |
Published
|
Mar 13, 2018 |
Detailed Description
|
2'7;;;[[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description ODTXXXxx is a family of 1 to 24 mA, non-inverting, TTL-level ...
|
Datasheet
|
ODTXXX08
|
Overview
2'7;;;[[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description ODTXXXxx is a family of 1 to 24 mA, non-inverting, TTL-level output buffer pieces.
Logic Symbol
Truth Table
ODTXXXxx A
PADM
A PADM LL HH
Pad Logic
HDL Syntax Verilog .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
ODTXXXxx inst_name (PADM, A); VHDL.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
inst_name: ODTXXXxx port map (PADM, A);
Pin Loading
Pin Name A (eq-load)
ODTXXX01 4.
3
ODTXXX02 4.
3
ODTXXX04 6.
2
Load ODTXXX08
8.
3
ODTXXX12 8.
2
Power Characteristics
Cell Output Drive (mA)
ODTXXX01
1
ODTXXX02
2
ODTXXX04
4
ODTXXX08
8
ODTXXX12
12
ODTXXX16
16
ODTXXX24
24
a.
See page 2-15 for power equation.
Power Characteristicsa
Static IDD (TJ = 85°C) (nA) TBD
EQLp...
Similar Datasheet