74HC161-Q100 Presettable synchronous 4-bit binary counter; asynchronous reset Rev.
3 — 16 March 2021 Product data sheet 1.
General description The 74HC161-Q100 is a synchronous presettable binary counter with an internal look-head carry.
Synchronous operation is provided by having all flip-flops clocked simultaneously on the positivegoing edge of the clock (CP).
The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW.
A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock.
Preset takes place regardless of the levels at count enable inputs (CEP an...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)