74AC11280 9-BIT PARITY GENERATOR/CHECKER • Generates Either Odd or Even Parity for Nine Data Lines • Cascadable for n-Bits Parity • Flow-Through Architecture to Optimize PCB Layout • Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SCAS055A – D3201, APRIL 1989 – REVISED APRIL 1993 D OR N PACKAGE (TOP VIEW) B A Σ ODD GND Σ EVEN NC I 1 2 3 4 5 6 7 14 C 13 D 12 E 11 VCC 10 F 9G 8H description This universal, monolithic, nine-bit parity generator/checker features odd and...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)