DatasheetsPDF.com

CD4021BE


Part Number CD4021BE
Manufacturer Texas Instruments
Title CMOS 8-Stage Static Shift Registers
Description Data sheet acquired from Harris Semiconductor SCHS024C − Revised October 2003 The CD4014B and CD4021b series types are supplied in 16-lead hermeti...
Features TIVE SOIC D ACTIVE SOIC D ACTIVE SOIC D ACTIVE SOIC D ACTIVE TSSOP PW ACTIVE TSSOP PW ACTIVE TSSOP PW ACTIVE TSSOP PW ACTIVE TSSOP PW ACTIVE TSSOP PW ACTIVE PDIP N ACTIVE PDIP N ACTIVE CDIP J ACTIVE CDIP J OBSOLETE CDIP J ACTIVE SOIC D ACTIVE SOIC D ACTIVE...

File Size 1.77MB
Datasheet CD4021BE PDF File








Similar Ai Datasheet

CD4021B : .

CD4021B : Data sheet acquired from Harris Semiconductor SCHS024C − Revised October 2003 The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). Copyright  2003, Texas Instruments Incorporated PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2010 PACKAGING INFORMATION Orderable Device CD4014BE CD4014BEE4 CD4014BF3A CD4014BM CD4014BM96 CD4014BM96E4 CD4014BM96G4 CD4014BME4 CD4014BMG4 CD4014BMT CD4014BMTE4 CD4014BMTG4 CD4014BPW CD4014BPWE4 CD4014BPWG4 CD4014BPWR CD4014B.

CD4021B-Q1 : of 'B' Series CMOS Devices" • Latch-Up Performance Meets 50 mA per JESD 78, Class I APPLICATIONS • Parallel Input/Serial Output Data Queuing • Parallel-to-Serial Data Conversion • General-Purpose Register D PACKAGE (TOP VIEW) DESCRIPTION CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the pos.

CD4021BF3A : Data sheet acquired from Harris Semiconductor SCHS024C − Revised October 2003 The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). Copyright  2003, Texas Instruments Incorporated PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2010 PACKAGING INFORMATION Orderable Device CD4014BE CD4014BEE4 CD4014BF3A CD4014BM CD4014BM96 CD4014BM96E4 CD4014BM96G4 CD4014BME4 CD4014BMG4 CD4014BMT CD4014BMTE4 CD4014BMTG4 CD4014BPW CD4014BPWE4 CD4014BPWG4 CD4014BPWR CD4014B.

CD4021BM : Data sheet acquired from Harris Semiconductor SCHS024C − Revised October 2003 The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). Copyright  2003, Texas Instruments Incorporated PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2010 PACKAGING INFORMATION Orderable Device CD4014BE CD4014BEE4 CD4014BF3A CD4014BM CD4014BM96 CD4014BM96E4 CD4014BM96G4 CD4014BME4 CD4014BMG4 CD4014BMT CD4014BMTE4 CD4014BMTG4 CD4014BPW CD4014BPWE4 CD4014BPWG4 CD4014BPWR CD4014B.

CD4021BMS : CD4014BMS -Synchronous Parallel or Serial Input/Serial Output CD4021BMS -Asynchronous Parallel Input or Synchronous Serial Input/Serial Output CD4014BMS and CD4021BMS series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel “JAM” inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, “Q” outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014BMS. In the CD4021BMS serial entry is syn.

CD4021BQ : of 'B' Series CMOS Devices" • Latch-Up Performance Meets 50 mA per JESD 78, Class I APPLICATIONS • Parallel Input/Serial Output Data Queuing • Parallel-to-Serial Data Conversion • General-Purpose Register D PACKAGE (TOP VIEW) DESCRIPTION CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the pos.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)