Features
• High-performance static CMOS technology – 150 MHz (6.67-ns cycle time) – Low-power (1.8-V core at 135 MHz, 1.9-V core at 150 MHz, 3.3-V I/O) design
• JTAG boundary scan support – IEEE Standard 1149.1-1990 IEEE Standard Test Access Port and Boundary...
Similar Datasheet