Part Number
|
74F112 |
Manufacturer
|
Fairchild Semiconductor |
Description
|
Dual JK Negative Edge-Triggered Flip-Flop |
Published
|
Apr 3, 2005 |
Detailed Description
|
74F112 Dual JK Negative Edge-Triggered Flip-Flop
April 1988 Revised July 1999
74F112 Dual JK Negative Edge-Triggered F...
|
Datasheet
|
74F112
|
Overview
74F112 Dual JK Negative Edge-Triggered Flip-Flop
April 1988 Revised July 1999
74F112 Dual JK Negative Edge-Triggered Flip-Flop
General Description
The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs.
Synchronous state changes are initiated by the falling edge of the clock.
Triggering occurs at a voltage level of the clock and is not directly related to the transition time.
The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock.
A LOW signal on SD or CD prevents clocking and force...
Similar Datasheet